PSD4235G2 datasheet(18/93 Pages) STMICROELECTRONICS

18 / 93 page

Preliminary Information

PSD4000 Series

9.0

The

PSD4000

Functional

Blocks

As shown in Figure 1, the PSD4000 consists of six major types of functional blocks:

t Memory Blocks

t PLD Blocks

t Bus Interface

t I/O Ports

t Power Management Unit

t JTAG-ISP Interface

The functions of each block are described in the following sections. Many of the blocks

perform multiple functions, and are user configurable.

9.1 Memory Blocks

The PSD4000 has the following memory blocks:

• The main Flash memory

• Secondary Flash memory

• SRAM.

The memory select signals for these blocks originate from the Decode PLD (DPLD) and

are user-defined in PSDsoft.

Table 7 summarizes which versions of the PSD4000 contain which memory blocks.

Main Flash

Secondary Flash

Device

Flash Size

Sector Size

Block Size

Sector Size

SRAM

PSD4135G2

512KB

64KB

32KB

8KB

Table 7. Memory Blocks

9.1.1 Main Flash and Secondary Flash Memory Description

The main Flash memory block is divided evenly into eight sectors. The secondary Flash

memory is divided into four sectors of eight Kbytes each. Each sector of either memory

can be separately protected from program and erase operations.

Flash memory may be erased on a sector-by-sector basis and programmed word-by-word.

Flash sector erasure may be suspended while data is read from other sectors of memory

and then resumed after reading.

During a program or erase of Flash, the status can be output on the Rdy/Bsy pin of Port

PE4. This pin is set up using PSDsoft.

9.1.1.1 Memory Block Selects

The decode PLD in the PSD4000 generates the chip selects for all the internal memory

blocks (refer to the PLD section). Each of the eight Flash memory sectors have a

Flash Select signal (FS0-FS7) which can contain up to three product terms. Each of the

four Secondary Flash memory sectors have a Select signal (CSBOOT0-3) which can

contain up to three product terms. Having three product terms for each sector select signal

allows a given sector to be mapped in different areas of system memory. When using a

microcontroller (80C51XA) with separate Program and Data space, these flexible select

signals allow dynamic re-mapping of sectors from one space to the other before and after

IAP.

9.1.1.2 The Ready/Busy Pin (PE4)

Pin PE4 can be used to output the Ready/Busy status of the PSD4000. The output on the

pin will be a ‘0’ (Busy) when Flash memory blocks are being written to, or when the Flash

memory block is being erased. The output will be a ‘1’ (Ready) when no write or erase

operation is in progress.

PSD4235G2 Scheda tecnica(PDF) 18 Page - STMicroelectronics

PSD4235G2 Scheda tecnica(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Scheda tecnica Scarica

Link URL