MPC5634M datasheet(31/106 Pages) FREESCALE

31 / 106 page

MPC5634M Microcontroller Data Sheet, Rev. 8

Freescale Semiconductor

•

2 sources of the serialized data:

— eTPU_A and eMIOS output channels

— Memory-mapped register in the DSPI

•

Destinations for the deserialized data:

— eTPU_A and eMIOS input channels

— SIU External Interrupt Request inputs

— Memory-mapped register in the DSPI

•

Deserialized data is provided as Parallel Output signals and as bits in a memory-mapped register

•

Transfer initiation conditions:

— Continuous

— Edge sensitive hardware trigger

— Change in data

•

Pin serialization/deserialization with interleaved SPI frames for control and diagnostics

•

Continuous serial communications clock

•

Support for parallel and serial chaining of up to four DSPI blocks

2.3.16

eSCI

The enhanced serial communications interface (eSCI) allows asynchronous serial communications with peripheral devices and

other MCUs. It includes special support to interface to Local Interconnect Network (LIN) slave devices. The eSCI block

provides the following features:

•

Full-duplex operation

•

Standard mark/space non-return-to-zero (NRZ) format

•

13-bit baud rate selection

•

Programmable 8-bit or 9-bit, data format

•

Programmable 12-bit or 13-bit data format for Timed Serial Bus (TSB) configuration to support the Microsecond bus

standard

•

Automatic parity generation

•

LIN support

— Autonomous transmission of entire frames

— Configurable to support all revisions of the LIN standard

— Automatic parity bit generation

— Double stop bit after bit error

— 10- or 13-bit break support

•

Separately enabled transmitter and receiver

•

Programmable transmitter output parity

•

2 receiver wake up methods:

— Idle line wake-up

— Address mark wake-up

•

Interrupt-driven operation with flags

•

Receiver framing error detection

•

Hardware parity checking

•

1/16 bit-time noise detection

•

DMA support for both transmit and receive data

— Global error bit stored with receive data in system RAM to allow post processing of errors

MPC5634M Scheda tecnica(PDF) 31 Page - Freescale Semiconductor, Inc

MPC5634M Scheda tecnica(HTML) 31 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL