CS42324 datasheet(35/71 Pages) CIRRUS

35 / 71 page

DS721A6

CS42324

4.4.3

De-Emphasis Filter

The CS42324 includes on-chip digital de-emphasis optimized for a sample rate of 44.1 kHz. The filter re-

sponse is shown in Figure 17. The frequency response of the de-emphasis curve will scale proportionally

with changes in sample rate, Fs.

The de-emphasis feature is included to accommodate audio recordings that utilize 50/15

μs pre-emphasis

equalization as a means of noise reduction. De-emphasis is only available in Single-Speed Mode

4.4.4

Internal Digital Loopback

The CS42324 supports an internal digital loopback mode in which the ADC’s output data can be internally

routed to either of the DAC inputs. This mode may be activated by setting the DACx_LOOP_BACK bit in

“DAC1 Control (Address 0Bh)” on page 53 and “DAC2 Control (Address 0Ch)” on page 55. During this

mode, the ADC and DAC will need to operate at the same synchronous sample rate. When the

DACx_LOOP_BACK bit is set, the respective DACx_DIF[2:0] bits must be set to the same value as the

ADC_DIF[2:0] register.

During loop back mode, the ADC data will continue to be present on the SDOUT pin in the format selected

by the ADC_DIF[2:0] bits.

4.4.5

DAC Description

The CS42324 uses a switched current architecture followed by on chip current to voltage conversion and

continuous time low-pass filter. The digital interpolator response is shown in the “DAC Digital Filter Re-

sponse Plots” on page 67. The recommended external analog circuitry is shown in the “Typical Connec-

tion Diagrams” on page 26.

The CS42324 DAC does not include phase or amplitude compensation for an external filter. Therefore,

the DAC system phase and amplitude response will be dependent on the external analog circuitry.

Gain

-10dB

0dB

Frequency

T2 = 15 µs

T1=50 µs

3.183 kHz

10.61 kHz

Figure 17. De-Emphasis Curve

CS42324 Scheda tecnica(PDF) 35 Page - Cirrus Logic