AT80C51RA2-RLSIV datasheet(25/86 Pages) ATMEL

25 / 86 page

4188F–8051–01/08

AT/TS8xC51Rx2

Figure 6-4.

PCA Timer/Counter

Table 6-4.

CMOD: PCA Counter Mode Register

The CMOD SFR includes three additional bits associated with the PCA (See Figure 6-4 and

Table 6-4).

CIDL

CPS1 CPS0

ECF

16 bit up/down counter

To PCA

modules

Fosc /12

Fosc / 4

T0 OVF

P1.2

Idle

CMOD

0xD9

WDTE

CCON

0xD8

CCF4 CCF3 CCF2 CCF1 CCF0

overflow

CMOD

Address 0D9H

CIDL

WDTE

CPS1

CPS0

ECF

Reset value

Symbol

Function

CIDL

Counter Idle control: CIDL = 0 programs the PCA Counter to continue functioning during idle Mode.

CIDL = 1 programs it to be gated off during idle.

WDTE

Watchdog Timer Enable: WDTE = 0 disables Watchdog Timer function on PCA Module 4. WDTE = 1

enables it.

Not implemented, reserved for future use. (1)

User software should not write 1s to reserved bits. These bits may be used in future 8051 family

products to invoke new features. In that case, the reset or inactive value of the new bit will be 0,

and its active value will be 1. The value read from a reserved bit is indeterminate.

CPS1

PCA Count Pulse Select bit 1.

CPS0

PCA Count Pulse Select bit 0.

CPS1

CPS0 Selected PCA input. (2)

fosc = oscillator frequency

Internal clock fosc/12 ( Or fosc/6 in X2 Mode).

Internal clock fosc/4 ( Or fosc/2 in X2 Mode).

Timer 0 Overflow

External clock at ECI/P1.2 pin (max rate = fosc/ 8)

ECF

PCA Enable Counter Overflow interrupt: ECF = 1 enables CF bit in CCON to generate an interrupt.

ECF = 0 disables that function of CF.

AT80C51RA2-RLSIV Scheda tecnica(PDF) 25 Page - ATMEL Corporation

AT80C51RA2-RLSIV Scheda tecnica(HTML) 25 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Scheda tecnica Scarica

Link URL