R5F363AMNFB datasheet(23/115 Pages) RENESAS

23 / 115 page

REJ03B0271-0100 Rev.1.00 Sep 15, 2009

Page 23 of 113

M16C/63 Group

2. Central Processing Unit (CPU)

Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. Seven registers (R0, R1, R2, R3, A0, A1, and FB) out of 13 compose a

Figure 2.1

CPU Registers

2.1

Data Registers (R0, R1, R2, and R3)

R0, R1, R2, and R3 are 16-bit registers used for transfer, arithmetic, and logic operations. R0 and R1 can

be split into high-order (R0H/R1H) and low-order (R0L/R1L) bits to be used separately as 8-bit data

registers.

R0 can be combined with R2, and R3 can be combined with R1 and be used as 32-bit data registers

R2R0 and R3R1, respectively.

R0H (high-order bits of R0)

b15

b8 b7

INTBH

USP

ISP

Note:

1. These registers compose a register bank. There are two register banks.

IPL

b31

b19

INTBL

b15

INTBH is the 4 high-order bits of the INTB register and

INTBL is the 16 low-order bits.

b19

b15

FLG

b15

Data registers (1)

Address registers (1)

Frame base registers (1)

Program counter

Interrupt table register

User stack pointer

Interrupt stack pointer

Static base register

Flag register

Reserved area

Carry flag

Debug flag

Zero flag

Sign flag

Overflow flag

Interrupt enable flag

Stack pointer select flag

Reserved area

Processor interrupt priority level

R1H (high-order bits of R1)

R0L (low-order bits of R0)

R1L (low-order bits of R1)

R5F363AMNFB Scheda tecnica(PDF) 23 Page - Renesas Technology Corp

R5F363AMNFB Scheda tecnica(HTML) 23 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL