DM9013EP datasheet(13/75 Pages) DAVICOM

13 / 75 page

DM9013

3-port switch with Processor Interface

Preliminary datasheet

DM9013-15-DS-P03

April 9, 2009

5. Pin Description

I = Input, O = Output, I/O = Input / Output, O/D = Open Drain, P = Power, PD=internal pull-low (about 50K Ohm)

# = asserted Low

5.1 Processor Bus Interface

Pin No.

Pin Name

I/O

Description

CMD

Command Type

When high, the access of this command cycle is DATA

port

When low, the access of this command cycle is INDEX

port

CS#

Processor Chip select Command

IOW#

Processor Write Command

IOR#

Processor Read Command

IRQ

Interrupt Request

7,8,9,10,12,13,14,15,

16,17,19,20,22,23,25,26

SD0~15

I/O

Processor Data Bus bit 0~15

28,29,30,31,33,34,36,37,

38,39,41,42,43,44,46,47

SD16~31

I/O

Processor Data Bus bit 16~31 or

General purpose pins when data bus is in 16-bit mode

110

Reserved

5.2 General and LED pins

Pin No.

Pin Name

I/O

Description

118,117,115,114,

113,112,111

GP0~6

I/O

General I/O Ports

Registers GPCR and GPR can program these pins

119,121,122,123,

124,126,127,128

BWLED0~7

I/O

Bandwidth LED

5.3 P2 MII / RMII / Reverse MII Interfaces

5.3.1 MII Interfaces

Pin No.

Pin Name

I/O

Description

MDC

O,PD MII Serial Management Data Clock

356

MDIO

I/O

MII Serial Management Data

58,59,60,61

TXD2_3~0

O,PD Port 2 MII Transmit Data

4-bit nibble data outputs (synchronous to the TXC2)

TXE2

O,PD Port 2 MII Transmit Enable

TXC2

I/O

Port 2 MII Transmit Clock.

CRS2

I/O

Port 2 MII Carrier Sense

COL2

I/O

Port 2 MII Collision Detect.

RXER2

Port 2 MII Receive Error

DM9013EP Scheda tecnica(PDF) 13 Page - Davicom Semiconductor, Inc.

DM9013EP Scheda tecnica(HTML) 13 Page - Davicom Semiconductor, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

Scheda tecnica Scarica

Link URL