DM9102DEP datasheet(21/70 Pages) DAVICOM

21 / 70 page

Final

Version: DM9102D-DS-F01

May 10, 2006

6.2 Control and Status Registers (CR)

The DM9102D implements 16 control and status registers,

which can be accessed by the host. These CRs are double

long word aligned. All CRs are set to their default values by

hardware or software reset unless otherwise specified. All

Control and Status Registers with their definitions and offset

from IO or memory Base Address are shown below:

Description

Offset from CSR

Base Address

Default value

after reset

CR0

System Control Register

00H

DE000000H

CR1

Transmit Descriptor Poll Demand

08H

FFFFFFFFH

CR2

Receive Descriptor Poll Demand

10H

FFFFFFFFH

CR3

Receive Descriptor Base Address Register

18H

00000000H

CR4

Transmit Descriptor Base Address Register

20H

00000000H

CR5

Network Status Report Register

28H

FC000000H

CR6

Network Operation Mode Register

30H

02040000H

CR7

Interrupt Mask Register

38H

FFFE0000H

CR8

Statistical Counter Register

40H

00000000H

CR9

External Management Access Register

48H

000083F0H

CR10

Reserved

50H

FFFFFFFFH

CR11

Reserved

58H

FFFE0000H

CR12

PHY Status Register

60H

FFFFFFXXH

CR13

Sample Frame Access Register

68H

XXXXXX00H

CR14

Sample Frame Data Register

70H

Unpredictable

CR15

Watchdog And Jabber Timer Register

78H

00000000H

Key to Default

In the register description that follows, the default column

takes the form:

Where：

<Reset Value>:

Bit set to logic one

Bit set to logic zero

No default value

<Access Type>:

RO = Read only

RW = Read/Write

RW/C = Read/Write and Clear

WO = Write only

RO/C = Read only and cleared after read.

Reserved bits are shaded and should be written with 0.

Reserved bits are undefined on read access.

DM9102DEP Scheda tecnica(PDF) 21 Page - Davicom Semiconductor, Inc.

DM9102DEP Scheda tecnica(HTML) 21 Page - Davicom Semiconductor, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Scheda tecnica Scarica

Link URL