Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

L99PD08 Scheda tecnica(PDF) 22 Page - STMicroelectronics

Il numero della parte L99PD08
Spiegazioni elettronici  SPI control diagnosis interface device for VIPower M0-5 and M0-5E high side drivers
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L99PD08 Scheda tecnica(HTML) 22 Page - STMicroelectronics

Back Button L99PD08 Datasheet HTML 18Page - STMicroelectronics L99PD08 Datasheet HTML 19Page - STMicroelectronics L99PD08 Datasheet HTML 20Page - STMicroelectronics L99PD08 Datasheet HTML 21Page - STMicroelectronics L99PD08 Datasheet HTML 22Page - STMicroelectronics L99PD08 Datasheet HTML 23Page - STMicroelectronics L99PD08 Datasheet HTML 24Page - STMicroelectronics L99PD08 Datasheet HTML 25Page - STMicroelectronics L99PD08 Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 41 page
background image
SPI
L99PD08
22/41
Doc ID 15872 Rev 3
6
SPI
VDDIO = 3.15 V to 5.25 V, VCORE3 = 3.15 V to 3.4 V, Tj = -40 to 150 °C, unless otherwise
specified.
The voltages are referred to GND and currents are assumed positive, when the current
flows into the pin
Table 16.
DC characteristics
Symbol
Parameter
Test condition
Min
Typ
Max
Unit
SDI, SCK, CSN, CLK_INx
VIL
Input low voltage
VDDIO = 3.3 V, increasing
2.0
V
VIH
Input high voltage
VDDIO = 3.3 V, decreasing
1.2
V
RCSN in
CSN pull up resistor
110
150
210
kΩ
RSCK in
SCK pull down resistor
50
100
150
kΩ
RSDI in
SDI pull down resistor
50
100
150
kΩ
RCLK_INx CLK_INx pull down resistor
50
100
150
kΩ
VCLAMPP Positive clamping voltage
7
10
V
VCLAMPN Negative clamping voltage
-20
-16
V
SDO
VOL
Output low voltage
Iout = 5 mA
0.4
V
VOH
Output high voltage
Iout = 5 mA
VDDIO
– 1.0
V
VCLAMPP Positive clamping voltage
7
10
V
VCLAMPN Negative clamping voltage
-20
-16
V
Table 17.
Dynamic characteristics
Symbol
Parameter
Test condition
Min
Typ
Max
Unit
fSCK
Serial clock frequency
1
4
MHz
tCSNQV
CSN falling until SDO valid
Cout = 50 pF
50
ns
tCSNQT
CSN rising until SDO tristate
Cout = 50 pF
150
ns
tSCKQV
SCK rising until SDO valid
Cout = 50 pF
100
ns
tSCSN
CSN setup time before SCK
rising
125
ns
tSSDI
SDI setup time before SCK
rising
20
ns
tHSCK
Minimum SCK high time
100
ns
tLSCK
Minimum SCK low time
100
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com