PCF8562TTSLASH2 datasheet(6/36 Pages) NXP

6 / 36 page

PCF8562_4

Product data sheet

Rev. 04 — 18 March 2009

6 of 36

NXP Semiconductors

PCF8562

Universal LCD driver for low multiplex rates

The host microprocessor or microcontroller maintains the 2-line I2C-bus communication

channel with the PCF8562. The internal oscillator is enabled by connecting

pin OSC to pin VSS. The appropriate biasing voltages for the multiplexed LCD waveforms

are generated internally. The only other connections required to complete the system are

to the power supplies (VDD, VSS and VLCD) and the LCD panel chosen for the application.

7.1 Power-on reset

At power-on the PCF8562 resets to the following starting conditions:

• All backplane outputs are set to VLCD

• All segment outputs are set to VLCD

• The selected drive mode is: 1:4 multiplex with 1

⁄

3 bias

• Blinking is switched off

• Input and output bank selectors are reset

• The I2C-bus interface is initialized

• The data pointer and the subaddress counter are cleared (set to logic 0)

• Display is disabled

Data transfers on the I2C-bus must be avoided for 1 ms following power-on to allow the

reset action to complete.

7.2 LCD bias generator

Fractional LCD biasing voltages are obtained from an internal voltage divider consisting of

three impedances connected in series between VLCD and VSS. The middle resistor can be

bypassed to provide a 1

⁄

2 bias voltage level for the 1:2 multiplex conﬁguration. The LCD

voltage can be temperature compensated externally using the supply to pin VLCD.

7.3 LCD voltage selector

The LCD voltage selector coordinates the multiplexing of the LCD in accordance with the

selected LCD drive conﬁguration. The operation of the voltage selector is controlled by the

mode-set command (see Section 7.17) from the command decoder. The biasing

The resistance of the power lines must be kept to a minimum.

Fig 3.

Typical system conﬁguration

HOST

MICRO-

PROCESSOR/

MICRO-

CONTROLLER

2Cb

SDA

SCL

OSC

32 segment drives

4 backplanes

LCD PANEL

(up to 128

elements)

PCF8562

SA0

VDD

VSS

VDD

VLCD

001aac264

≤

PCF8562TT/2 Scheda tecnica(PDF) 6 Page - NXP Semiconductors

PCF8562TT/2 Scheda tecnica(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Scheda tecnica Scarica

Link URL