DSP56L307 datasheet(8/104 Pages) FREESCALE

8 / 104 page

DSP56L307 Technical Data, Rev. 6

1-4

Freescale Semiconductor

Signals/Connections

1.4 PLL

1.5 External Memory Expansion Port (Port A)

Note:

When the DSP56L307 enters a low-power standby mode (stop or wait), it releases bus mastership and tri-

states the relevant Port A signals: A[0–17], D[0–23], AA0/RAS0–AA3/RAS3, RD, WR, BB, CAS.

1.5.1

External Address Bus

Table 0-1. Phase-Locked Loop Signals

Signal Name

Type

State During

Reset

Signal Description

CLKOUT

Output

Chip-driven

Clock Output—Provides an output clock synchronized to the internal core

clock phase.

If the PLL is enabled and both the multiplication and division factors equal one,

then CLKOUT is also synchronized to EXTAL.

If the PLL is disabled, the CLKOUT frequency is half the frequency of EXTAL.

Note: At operating frequencies above 100 MHz, this signal produces a low-

amplitude waveform that is not usable externally by other devices.

PCAP

Input

PLL Capacitor—An input connecting an off-chip capacitor to the PLL filter.

Connect one capacitor terminal to PCAP and the other terminal to VCCP.

If the PLL is not used, PCAP can be tied to VCC, GND, or left floating.

PINIT

NMI

Input

PLL Initial—During assertion of RESET, the value of PINIT is written into the

PLL enable (PEN) bit of the PLL control (PCTL) register, determining whether

the PLL is enabled or disabled.

Nonmaskable Interrupt—After RESET deassertion and during normal

instruction processing, this Schmitt-trigger input is the negative-edge-triggered

NMI request internally synchronized to CLKOUT.

Table 1-5.

External Address Bus Signals

Signal Name

Type

State During

Reset, Stop,

or Wait

Signal Description

A[0–17]

Output

Tri-stated

Address Bus—When the DSP is the bus master, A[0–17] are active-high

outputs that specify the address for external program and data memory

accesses. Otherwise, the signals are tri-stated. To minimize power dissipation,

A[0–17] do not change state when external memory spaces are not being

accessed.

DSP56L307 Scheda tecnica(PDF) 8 Page - Freescale Semiconductor, Inc

DSP56L307 Scheda tecnica(HTML) 8 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL