| Motore di ricerca datesheet componenti elettronici |
|
SC4626 Scheda tecnica(PDF) 20 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
SC4626 Scheda tecnica(HTML) 20 Page - Semtech Corporation |
|
20 / 21 page ![]() www.semtech.com © 2009 Semtech Corp. 20 SC4626 PCB Layout Considerations The layout diagram in Figure 4 shows a recommended PCB top-layer and bottom layer for the SC4626 and supporting components. Fundamental layout rules must be followed since the layout is critical for achieving the performance specified in the Electrical Characteristics table. Poor layout can degrade the performance of the DC-DC converter and can contribute to EMI problems, ground bounce, and resistive voltage losses. Poor regulation and instability can result. The following guidelines are recommended when developing a PCB layout: Theinputcapacitor,C IN should be placed as close to the VIN and GND pins as possible. This capacitor provides a low impedance loop for the pulsed currents present at the buck converter’s input. Use short wide traces to connect as closely to the IC as possible. This will minimize EMI and input voltage ripple by localizing the high frequency current pulses. Keep the LX pin traces as short as possible to minimize pickup of high frequency switching edges to other parts of the circuit. C OUT and L should be connected as close as possible between the LX and GND pins, with a direct return to the GND pin from C OUT. Route the output voltage feedback/sense path away from inductor and LX node to minimize noise and magnetic interference. Use a ground plane referenced to the SC4626 GND pin. Use several vias to connect to the component side ground to further reduce noise and interference on sensitive circuit nodes. If possible, minimize the resistance from theVOUT and GND pins to the load.This will reduce the voltage drop on the ground plane and improve the load regulation. And it will also improve the overall efficiency by reducing the copper losses on the output and ground planes. . 2. 3. 4. 5. Applications Information (continued) Figure 4 — Recommended PCB Top & Bottom Layer Layout GND VOUT L CIN COUT U1 VIN GND EN (a) Top layer (b) Bottom layer |
|
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |