ADV601JS datasheet(47/52 Pages) AD

47 / 52 page

ADV601

–47–

REV. 0

Host Interface (Compressed Data) Register Timing

The diagrams in this section show transfer timing for host read and write transfers to the ADV601’s Compressed Data register. Ac-

cesses to the Compressed Data register are faster than access timing for the Indirect Address, Indirect Register Data, and Interrupt

Mask/Status registers. For information on access timing for the other registers, see the Host Interface (Indirect Address, Indirect

RD or WR

signal assertion timing, your system does NOT have to wait for the

ACK signal between new compressed data addresses.

Table XXXV. Host (Compressed Data) Read Timing Parameters

Parameter

Description

Min

Max

Unit

tRD_CD_RDC

RD Signal, Compressed Data Direct Register, Read Cycle Time

N/A

tRD_CD_PWA

RD Signal, Compressed Data Direct Register, Pulse Width Asserted

N/A

tRD_CD_PWD

RD Signal, Compressed Data Direct Register, Pulse Width Deasserted

N/A

tADR_CD_RDS

ADR Bus, Compressed Data Direct Register, Read Setup

N/A

tADR_CD_RDH

ADR Bus, Compressed Data Direct Register, Read Hold (at 27 MHz VCLK)

N/A

tDATA_CD_RDD

DATA Bus, Compressed Data Direct Register, Read Delay

N/A

tDATA_CD_RDOH

DATA Bus, Compressed Data Direct Register, Read Output Hold

N/A

tACK_CD_RDD

ACK Signal, Compressed Data Direct Register, Read Delay

N/A

tACK_CD_RDOH

ACK Signal, Compressed Data Direct Register, Read Output Hold

N/A

(I) ADR,

BE, CS

(I)

(O) DATA

(O)

ACK

VALID

ADR_CD_RDS

DATA_CD_RDD

ACK_CD_RDD

ACK_CD_RDOH

DATA_CD_RDOH

ADR_CD_RDH

RD_CD_RDC

RD_CD_PWA

RD_CD_PWD

Figure 39. Host (Compressed Data) Read Transfer Timing

ADV601JS Scheda tecnica(PDF) 47 Page - Analog Devices

ADV601JS Scheda tecnica(HTML) 47 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Scheda tecnica Scarica

Link URL