Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

OR3LP26B Scheda tecnica(PDF) 98 Page - Agere Systems

Il numero della parte OR3LP26B
Spiegazioni elettronici  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AGERE [Agere Systems]
Homepage  
Logo AGERE - Agere Systems

OR3LP26B Scheda tecnica(HTML) 98 Page - Agere Systems

Back Button OR3LP26B Datasheet HTML 94Page - Agere Systems OR3LP26B Datasheet HTML 95Page - Agere Systems OR3LP26B Datasheet HTML 96Page - Agere Systems OR3LP26B Datasheet HTML 97Page - Agere Systems OR3LP26B Datasheet HTML 98Page - Agere Systems OR3LP26B Datasheet HTML 99Page - Agere Systems OR3LP26B Datasheet HTML 100Page - Agere Systems OR3LP26B Datasheet HTML 101Page - Agere Systems OR3LP26B Datasheet HTML 102Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 184 page
background image
ORCA OR3LP26B FPSC
Data Sheet
Embedded Master/Target PCI Interface
March 2000
98
Lucent Technologies Inc.
Lucent Technologies Inc.
PCI Bus Core Detailed Description Quad Port (continued)
Master Read, Burst Transaction
Figure 32 (FPGA bus) and Figure 31 (PCI bus) show the timing of a four Quadword Master read burst. Operation is
similar to that in the Master read, nonburst transaction, but extra data words are supplied by the FPGA application.
In Figure 32, the transaction is initiated by the FPGA application asserting Master address enable (maenn), while
providing the command and burst length on bus mwdata. On the next clock, the FPGA application provides the
DWORD address and asserts mwlastcycn. On the third cycle, both maenn and mwlastcycn are deasserted. PCI
bus activity now begins as shown in Figure 31. Once data is transferred on the PCI bus and mr_emptyn is deas-
serted high, the FPGA application asserts mrdataenn and eight DWORDs of data are transferred on bus mrdata.
5-8850(F).a
Figure 31. Master Read 32-Byte Burst (PCI Bus, 64-Bit)
T0
T1
T2
T3
T4
T5
T6
T7
T8
ADRS
D0
D1
D2
D3
CMD
BE0
BE1
BE2
BE3
clk
framen
ad
c_ben
irdyn
trdyn
stopn
irdyn



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com