Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

OR3LP26B Scheda tecnica(PDF) 63 Page - Agere Systems

Il numero della parte OR3LP26B
Spiegazioni elettronici  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AGERE [Agere Systems]
Homepage  
Logo AGERE - Agere Systems

OR3LP26B Scheda tecnica(HTML) 63 Page - Agere Systems

Back Button OR3LP26B Datasheet HTML 59Page - Agere Systems OR3LP26B Datasheet HTML 60Page - Agere Systems OR3LP26B Datasheet HTML 61Page - Agere Systems OR3LP26B Datasheet HTML 62Page - Agere Systems OR3LP26B Datasheet HTML 63Page - Agere Systems OR3LP26B Datasheet HTML 64Page - Agere Systems OR3LP26B Datasheet HTML 65Page - Agere Systems OR3LP26B Datasheet HTML 66Page - Agere Systems OR3LP26B Datasheet HTML 67Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 184 page
background image
Lucent Technologies Inc.
63
Data Sheet
ORCA OR3LP26B FPSC
March 2000
Embedded Master/Target PCI Interface
Lucent Technologies Inc.
PCI Bus Core Detailed Description Dual Port (continued)
Target Read I/O, No Delayed Transaction
Figure 18 (PCI bus) and Figure 20 (FPGA bus) show the timing for a Target I/O read that is handled as an immedi-
ate execution; that is, the operation completes on the PCI bus immediately and then is presented to the FPGA via
the FPGA interface. The FPGA application indicates its desire to do this by deasserting signal deltrn. The PCI core
Target terminates the I/O read request by disconnecting with data on the first data word, thus disallowing bursting.
The PCI interface timing shown in Figure 18 is identical to the timing of the third (final) transaction of Target I/O
read, delayed transaction (Figure 17), which shows a Target I/O read with delayed transaction. Also, the FPGA
interface timing is as shown in Figure 20, regardless of whether delayed transactions are enabled.
5-8857(F).a
Figure 18. Target I/O Read, Not Delayed (PCI Bus, 64-Bit)
T0
T1
T2
T3
Tn0
Tn1
Tn2
Tn3
X
ADDRESS
X
X
DATA
X
X
CMD
BYTE ENABLES
BYTE ENABLES
X
clk
framen
ad
c_ben
irdyn
devseln
trdyn
stopn



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com