WM9090ECSSLASHR datasheet(51/81 Pages) WOLFSON

51 / 81 page

Production Data

WM9090

PD, November 2010, Rev 4.1

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

DCS_TRIG_SERIES

Writing 1 to this bit selects a

series of DC offset corrections

for HPOUT1L.

In readback, a value of 1

indicates that the DC Servo DAC

Write correction is in progress.

R85 (55h)

DC Servo 1

11:5

DCS_SERIES_NO_

01 [6:0]

010 1010

Number of DC Servo updates to

perform in a series event.

0 = 1 updates

1 = 2 updates

...

127 = 128 updates

3:0

DCS_TIMER_PERI

OD_01 [3:0]

1010

Time between periodic updates.

Time is calculated as

0.256s x (2^PERIOD)

0000 = Off

0001 = 0.52s

1010 = 266s (4min 26s)

1111 = 8519s (2hr 22s)

Table 29 DC Servo Active Modes

DC SERVO READBACK

The current DC offset value for each Headphone output channel can be read from Registers R89 and

R90, as described in Table 30. Note that these values may form the basis of settings that are

subsequently used by the DC Servo in DAC Write mode.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R89 (59h)

DC Servo

Readback 1

7:0

DCS_DAC_WR_VA

L_1_RD

0000 0000

Readback value for HPOUT1R.

Two’s complement format.

LSB is 0.25mV.

Range is -32mV to +31.75mV

R90 (5Ah)

DC Servo

Readback 2

7:0

DCS_DAC_WR_VA

L_0_RD

0000 0000

Readback value for HPOUT1L.

Two’s complement format.

LSB is 0.25mV.

Range is -32mV to +31.75mV

Table 30 DC Servo Readback

WM9090ECS/R Scheda tecnica(PDF) 51 Page - Wolfson Microelectronics plc

WM9090ECS/R Scheda tecnica(HTML) 51 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Scheda tecnica Scarica

Link URL