TP8044AH-R0117 datasheet(39/65 Pages) INNOVASIC

39 / 65 page

IA8044/IA8344

Data Sheet

SDLC Communications Controller

March 30, 2010

IA211010112-04

http://www.Innovasic.com

UNCONTROLLED WHEN PRINTED OR COPIED

Customer Support:

Page 39 of 65

1-888-824-4184

Bit [2]—OPB → (STS.2) Optional poll bit. When set, the SIU will AUTO respond to an

optional poll (UP with P=0). The SIU can set or clear the OPB.

Bit [1]—AM → (STS.1) Auto mode. Dual purpose bit depending upon the setting of bit

NB (SMD.1). If NB is cleared, AM selects the AUTO mode when set, Flexible mode

when clear. If NB is set, AM selects the addressed mode when set and the non-addressed

mode when clear. The SIU can clear AM.

Bit [0]—RBP → (STS.0) Receive buffer protect. When set, prevents writing of data into

the receive buffer. Causes RNR response instead of RR in AUTO mode.

4.10.4 Send/Receive Count Register (NSNR)

Table 34 presents the Send/Receive Count Register, which contains both the transmit and receive

sequence numbers in addition to the tally error indications. The CPU can read and write the STS.

Accessing the STS by the CPU via two cycle instructions—JBC bit,rel and MOV bit,C—should

not be used. The SIU can read and write the NSNR. The NS and NR counters are not used in

non-AUTO mode. NSNR is bit addressable.

Table 34. Send/Receive Count Register

NS2

NS1

NS0

SES

NR2

NR1

NR0

SER

Bit [7]—NS2 → (NSNR.7) Send sequence counter, Bit [2].

Bit [6]—NS1 → (NSNR.6) Send sequence counter, Bit [1].

Bit [5]—NS0 → (NSNR.5) Send sequence counter, Bit [0].

Bit [4]—SES → (NSNR.4) Sequence error send. NR (P) ≠ NS (S) and

NR (P) ≠ NS (S) + 1.

Bit [3]—NR2 → (NSNR.3) Receive sequence counter, Bit [2].

Bit [2]—NR1 → (NSNR.2) Receive sequence counter, Bit [1].

Bit [1]—NR0 → (NSNR.1) Receive sequence counter, Bit [0].

Bit [0]—SER → (NSNR.0) Sequence error receive. NS (P) ≠ NR (S).

TP8044AH-R0117 Scheda tecnica(PDF) 39 Page - InnovASIC, Inc

TP8044AH-R0117 Scheda tecnica(HTML) 39 Page - InnovASIC, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Scheda tecnica Scarica

Link URL