| Motore di ricerca datesheet componenti elettronici |
|
USB-TO-GPIO Scheda tecnica(PDF) 11 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
USB-TO-GPIO Scheda tecnica(HTML) 11 Page - Texas Instruments |
|
11 / 50 page ![]() 2.1 Introduction 2.2 Ribbon-Cable Connector J2 and Pinout Chapter 2 SLLU093 – August 2006 Summary of Hardware Design This chapter describes the major features of hardware design for the USB interface adapter. See Chapter 6 for the schematic, bill of materials (BOM), and PCB layout information. The hardware is based on a USB peripheral chip from TI (TUSB3210). The TUSB3210 has an 8052 core with enhanced performance. The PCB is a simple two-layer, top-side populated board (see the schematic in Chapter 6). The major features of the hardware design are detailed the in the following sections. This connector is used for communications and controls between the USB interface adapter and one more multiple I2C slave device(s). Table 2-1. Terminal Functions TERMINAL I/O DESCRIPTION NAME NO. Used as either the 5th PMBUS CONTROL line (output) or as GPIO pin 7 PMBCTRL5/GPIO7 1 I/O (input/output, with internal pullup enabled) Used as either the 4th PMBUS CONTROL line (output) or as GPIO pin 6 PMBCTRL4/GPIO6 2 I/O (input/output, with internal pullup enabled) Used as either the 3rd PMBUS CONTROL line (output) or as GPIO pin 5 PMBCTRL3/GPIO5 3 I/O (input/output, with internal pullup enabled) Used as either the 2nd PMBUS CONTROL line (output) or as GPIO pin 4 PMBCTRL2/GPIO4 4 I/O (input/output, with internal pullup enabled) This pin can provide a 3.3-V output power supply at up to 100 mA. Any slave +3.3V 5 PWR device(s) can use this power supply as long as the total current consumption is less than 100 mA. Ground 6 GND Common ground for the entire evaluation board Used as either the 1st PMBUS CONTROL line (output) or as GPIO pin 3 PMBCTRL1/GPIO3 7 I/O (input/output, with internal pullup enabled) Used as either the ALERT line (input) for PMBUS or SMBUS communications, or as PMBALERT/SMBALERT/GPIO2 8 I/O GPIO pin 2 (input/output, with internal pullup disabled, and with an external programmable pullup) Used as either the CLOCK line (output) for PMBUS or SMBUS or I2C PMBC/SMBC/SCL/GPIO1 9 I/O communications, or as GPIO pin 1 (input/output, with internal pullup disabled, and with an external programmable pullup) Used as either the DATA line (input/output) for PMBUS or SMBUS or I2C PMBD/SMBD/SDA/GPIO0 10 I/O communications, or as GPIO pin 0 (input/output, with internal pullup disabled, and with an external programmable pullup) SLLU093 – August 2006 Summary of Hardware Design 11 Submit Documentation Feedback |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |