ADM1026JSTZ-R7 datasheet(45/55 Pages) ONSEMI

45 / 55 page

ADM1026

http://onsemi.com

Table 49. REGISTER 23H, STATUS REGISTER 4 (POWER-ON DEFAULT, 00H)

Bit

Name

R/W

Description

INT Temp Status = 0

1, if INT value is above the high limit or below the low limit on the previous

conversion cycle, 0 otherwise. This bit is set (once only) if a THERM mode is

engaged as a result of INT temperature readings exceeding the INT THERM limit.

This bit is also set (once only) if THERM mode is disengaged as a result of internal

temperature readings going 5C below Int THERM limit.

VBAT Status = 0

1, if VBAT value is above the high limit or below the low limit on the previous

conversion cycle, 0 otherwise.

AIN8 Status = 0

1, if AIN8 value is above the high limit or below the low limit on the previous

conversion cycle, 0 otherwise.

THERM Status = 0

This bit is set (once only) if a THERM mode is engaged as a result of temperature

readings exceeding the THERM limits on any channel. This bit is also set (once

only) if THERM mode is disengaged as a result of temperature readings going 5C

below THERM limits on any channel.

AFC Status = 0

This bit is set (once only) if the fan turns on when in automatic fan speed control (AFC)

mode as a result of a temperature reading exceeding TMIN on any channel. This bit is

also set (once only) if the fan turns off when in automatic fan speed control mode.

Unused

Unused. Reads back 0.

CI Status = 0

This bit latches a chassis intrusion event.

GPIO16 Status = 0

R/W

When GPIO16 is configured as an input, this bit is set when GPIO16 is asserted.

(Asserted may be active high or active low depending on the setting in GPIO

configuration register.)

When GPIO16 is configured as an output, setting this bit asserts GPIO16. (Asserted

may be active high or active low depending on setting in GPIO configuration register.)

ADM1026JSTZ-R7 Scheda tecnica(PDF) 45 Page - ON Semiconductor