MPQ8632-8 datasheet(26/46 Pages) MPS

26 / 46 page

MPQ8632 HIGH EFFICIENCY 18V SYNCHRONOUS STEP-DOWN CONVERTER FAMILY FOR 4A TO 20A

MPQ8632 Rev.1.24

www.MonolithicPower.com

8/28/2013

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

RAMP

REF

RAMP

REF

OUT











(19)

For best results, select a CDC Value at least 10×

C4 for better DC blocking performance, but

smaller

than

0.47µF

account

for

start-up

performance. To use a larger CDC for better FB

noise immunity, reduce R1 and R2 to limit effects

on system start-up. Note that even with Cdc, the

load and line regulation are still related to VRAMP.

Ceramic

VOUT

CDC

Figure12

—Simplified Ceramic Capacitor

Circuit with DC Blocking Capacitor

Input Capacitor

The input current to the step-down converter is

discontinuous,

and

therefore,

requires

capacitor to supply the AC current to the step-

down converter while maintaining the DC input

voltage.

Use

ceramic

capacitors

for

best

performance. During layout, Place the input

capacitors as close to the IN pin as possible.

The capacitance can vary significantly with

temperature. Use capacitors with X5R and X7R

ceramic dielectrics because they are fairly stable

over a wide temperature range.

The capacitors must also have a ripple current

rating that exceeds the converter

’s maximum

input ripple current. Estimate the input ripple

current as follows:

)

(

OUT

CIN







(20)

The worst-case condition occurs at VIN = 2VOUT,

where:

OUT

CIN 

(21)

For simplification, choose an input capacitor with

an RMS current rating that exceeds half the

maximum load current.

The input capacitance value determines the

converter input voltage ripple. Select a capacitor

value

that

meets

any

input

voltage

ripple

requirements.

Estimate the input voltage ripple as follows:

)

(

OUT









(22)

The worst-case condition occurs at VIN = 2VOUT,

where:

OUT







(23)

Output Capacitor

The output capacitor maintains the DC output

voltage. Use ceramic capacitors or POSCAPs.

Estimate the output voltage ripple as:

)

(

)

(

OUT

ESR

OUT















(24)

When using ceramic capacitors, the capacitance

dominates the impedance at the switching

frequency. The capacitance also dominates the

output voltage ripple. For simplification, estimate

the output voltage ripple as:

)

(

OUT









(25)

The ESR only contributes minimally to the output

voltage ripple, thus requiring an external ramp to

stabilize the system. Design the external ramp

with R4 and C4 as per equation 5, 8 and 9.

MPQ8632-8 Scheda tecnica(PDF) 26 Page - Monolithic Power Systems

MPQ8632-8 Scheda tecnica(HTML) 26 Page - Monolithic Power Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Scheda tecnica Scarica

Link URL