| Motore di ricerca datesheet componenti elettronici |
|
CS43L43 Scheda tecnica(PDF) 4 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS43L43 Scheda tecnica(HTML) 4 Page - Cirrus Logic |
|
4 / 36 page ![]() CS43L43 4 DS479PP3 1.0 PIN DESCRIPTION Pin Name # Pin Description LRCK 1 Left Right Clock (Input) - Determines which channel, Left or Right, is currently active on the serial audio data line. SDATA 2 Serial Audio Data (Input) - Input for two’s complement serial audio data. SCLK 3 Serial Clock (Input) - Serial clock for the serial audio interface. DEM 3 De-emphasis Control (Input) - Selects the standard 15 µs/50µs digital de-emphasis filter response for 44.1 kHz sample rates. VL 4 Logic Power (Input) - Positive power for the serial audio & control port interface. MCLK 5 Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters. VQ_HP 7 Headphone Quiescent Voltage (Output) - Filter connection for internal headphone amp quies- cent reference voltage. REF_GND 8 Reference Ground (Input) - Ground reference for the internal sampling circuits. FILT+ 9 Positive Voltage Reference (Output) - Positive voltage reference for the internal sampling cir- cuits. HP_A HP_B 10 14 Headphone Outputs (Output) - The full-scale analog headphone output level is specified in the Analog Characteristics table. GND 11 Ground (Input) - Ground reference. VA 12 Power (Input) - Positive power for the analog & digital sections. VA_HP 13 Headphone Amp Power (Input) - Positive power for the headphone amplifier. RST 16 Reset (Input) - Powers down device and resets registers to default conditions when enabled. Stand-Alone Definitions DIF0 DIF1 6 15 Digital Interface Format (Input) - Defines the required relationship between the Left Right Clock, Serial Clock, and Serial Audio Data. Control Port Definitions SCL 6 Serial Control Port Clock (Input) - Serial clock for the control port interface. SDA 15 Serial Control Data I/O (Input/Output) - Input/Output for I2C data. LRCK RST SDATA DIF1/SDA SCLK/DEM HP_B VL VA_HP MCLK VA DIF0/SCL GND VQ_HP HP_A REF_GND FILT+ 1 2 3 4 5 6 7 8 5 1 2 6 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 5 1 2 6 16 15 14 13 12 11 10 9 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |