74HC_HCT32

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Product data sheet

Rev. 5 — 4 September 2012

2 of 17

NXP Semiconductors

74HC32; 74HCT32

Quad 2-input OR gate

3.

Ordering information

4.

Functional diagram

Table 1.

Ordering information

Type number

Package

Temperature range

Name

Description

Version

74HC32N

40 C to +125 C

DIP14

plastic dual in-line package; 14 leads (300 mil)

SOT27-1

74HCT32N

74HC32D

40 C to +125 C

SO14

plastic small outline package; 14 leads; body width

3.9 mm

SOT108-1

74HCT32D

74HC32DB

40 C to +125 C

SSOP14

plastic shrink small outline package; 14 leads; body

width 5.3 mm

SOT337-1

74HCT32DB

74HC32PW

40 C to +125 C

TSSOP14

plastic thin shrink small outline package; 14 leads;

body width 4.4 mm

SOT402-1

74HCT32PW

74HC32BQ

40 C to +125 C

DHVQFN14

plastic dual in-line compatible thermal enhanced very

thin quad flat package; no leads; 14 terminals;

body 2.5

 3  0.85 mm

SOT762-1

74HCT32BQ

Fig 1.

Logic symbol

Fig 2.

IEC logic symbol

Fig 3.

Logic diagram (one gate)

mna242

1A

1B

1Y

2

1

3

2A

2B

2Y

5

4

6

3A

3B

3Y

10

9

8

4A

4B

4Y

13

12

11

mna243

3

≥1

≥1

≥1

≥1

2

1

6

5

4

8

10

9

11

13

12

mna241

A

B

Y