GMS81C50 datasheet(74/99 Pages) HYNIX

74 / 99 page

HYUNDAI

GMS81C50 Series

14.3 STANDBY MODE RELEASE

Release of STANDBY mode is executed by RESET input

and Interrupt signal. Register value is defined when Reset.

When there is a release signal of STOP mode (Interrupt,

RESET input), the instruction execution starts after stabi-

lization oscillation time is set by value of BTS2 ~ BTS0

and set ENPCK to ``1``.

Table 14-1 Standby Mode Register

Table 14-2 Standby Mode Release

Release Signal

KSCN (key input)

SLEEP

RESET

INT1 , INT2

B.I.T

STOP

Release Factor

KSCN

(key input)

Release Method

RESET

INT1

INT2

Basic Interval Timer

(IFBIT)

Standby mode is released by low input of selected pin by key scan Input

(SMRR0, SMRR1) In case of interrupt mask enable flag = ``0``,

program executes just after standby instruction,

if flag = ``1``, enters each interrupt service routine.

When external interrupt (INT1, INT2) enable flag is ``1``, standby mode is released

at the rising edge of each terminal. When Standby mode is released at interrupt.

Mask Enable flag = ``0``, program executes from the next instruction of standby

instruction. When ``1``, enters each interrupt service routine.

When B.I.T is executed only by bit10 of prescaler (PS10), SLEEP mode can be

release. Interrupt release SLEEP mode, when BIT interrupt enable flag is ``1``.

When standby mode is released at interrupt. Mask enable flag = ``0``,

program executes from the next instruction of SLEEP instruction.

When ``1``, enters each interrupt service routine.

By RESET Pin = Low level, Standby mode is release and system is initialized

GMS81C50 Scheda tecnica(PDF) 74 Page - Hynix Semiconductor