GMS97C2051 datasheet(26/39 Pages) HYNIX

26 / 39 page

GMS97C1051/L1051

8-Bit CMOS Microcontroller

HYUNDAI MicroElectronics

Table 3. SFR lists and their addresses

Symbol

Name

Address

* ACC

* B

DPH

DPL

* PSW

Accumulator

B Register

Data Pointer High Byte

Data Pointer Low Byte

Program Status Word

Stack Pointer

E0H

F0H

83H

82H

D0H

81H

* IE

* IP

Interrupt Enable Control

Interrupt Priority Control

A8H

B8H

* P1

* P3

Port 1

Port 3

90H

B0H

* TCON

TH0

TL0

* TMOD

Timer/Counter Control

Timer/Counter 0 High Bytes

Timer/Counter 0 Low Bytes

Timer/Counter Mode Control

88H

8CH

8AH

89H

Bit addressable SFR

Timer/Counter 0

The GMS97C1051/L1051 has one 16-bit Timer/

Counter register : Timer0 . As a Timer, the register

is incremented every machine cycle. Thus, the

Since a machine

cycle consists of 12 oscillator periods, the count

rate is 1/12 of the oscillator frequency.

As a

counter, the register is incremented in response to a

1-to-0 transition at its corresponding external input

pin P3.4/T0. Since 2 machine cycles are required to

recognize a 1-to-0 transition, the maximum count

rate is 1/24 of the oscillator frequency. External

inputs P3.2/INT0 and 3.3/INT1 can be programmed

to function as a gate to facilitate pulse width meas-

urements. Timer/Counter 0 can be used in four

operating modes as listed in Table 4. Figure 3

illustrates the input clock logic.

Table 4. Timer / Counter 0 Operating Modes

Mode

Description

TMOD

Gate

C/T

8-bit Timer/Counter with 5-bit prescaler

××

16-bit timer/counter

××

8-bit Auto-Reload Timer/Counter

××

(Timer 0)

TL0 is an 8-bit Timer/Counter controlled by

the standard Timer 0 control bits,

TH0 is an 8-bit Timer

××

GMS97C2051 Scheda tecnica(PDF) 26 Page - Hynix Semiconductor

GMS97C2051 Scheda tecnica(HTML) 26 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

Scheda tecnica Scarica

Link URL