UPD17015 datasheet(8/120 Pages) NEC

8 / 120 page

µPD17015

1. PIN FUNCTIONS

1.1

PIN FUNCTIONS

Function

3-bit input port.

4-bit CMOS output port

1-bit general-purpose output port and BEEP signal output

• P0D0

• 1-bit output port

• BEEP

• 3-kHz BEEP output

2-bit I/O and output ports

• P0A0, P0A1

• 2-bit I/O port

• Input or output mode can be specified in units of bits.

• P0A2, P0A3

• 2-bit output port

Input pin for the

µPD17015 operation selection and reset signal

Pins for connecting the crystal (75 kHz) for system clock oscillation.

Load capacity: CI = 12 pF, CO = 33 pF

Main power supply pin

The pin supplies a voltage of 1.8 to 3.6 V (TA = –10 to +50

°C) to

enable all functions. Note that the voltage applied to each of the

other pins must not exceed the voltage applied to the VDD pin.

Ground pin

Output from the charge pump of the PLL frequency synthesizer.

Output pin for the PLL voltage regulator.

Connect this pin to GND through a 0.1-

µF capacitor.

Local PLL oscillator frequency input

Output type

Input with a pull-

down resistor

CMOS push-pull

—

CMOS push-pull

(XOUT)

—

CMOS tristate

output

—

Pin No.

Symbol

P0B0

P0B2

P0C0

P0C3

P0D0/

BEEP

P0A0

P0A3

XOUT

XIN

VDD

GND

VREG

VCOH

VCOL

At power-on reset

Input

Low-level output

Input

(P0A0, P0A1)

Low-level output

(P0A2, P0A3)

Input

—

Floating

—

Floating

VREG (17)

0.1

UPD17015 Scheda tecnica(PDF) 8 Page - NEC

UPD17015 Scheda tecnica(HTML) 8 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL