UPD750004A datasheet(75/84 Pages) NEC

75 / 84 page

µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)

Item

Serial interface

Feedback resistor cut flag

(SOS.0)

Sub-oscillator current cut flag

(SOS.1)

(RBS)

Standby release with INT0

Number of vectored interrupts

Processor clock control register

Power supply

Operating ambient temperature

Package

µPD75008

µPD750008

µPD75P0016

3 modes are supported.

• Three-wire serial I/O mode: First transferred bit switchable between the LSB and

MSB

• Two-wire serial I/O mode

• SBI mode

(2/2)

Can incorporate feedback

resistors that are specified

with the mask option.

Not provided

Disable

External: 3, internal: 3

Available when PCC is 0,

2, or 3

VDD = 2.7 to 6.0 V

Incorporated

Provided

Enable

External: 3, internal: 4

Available when PCC is 0 to 3

VDD = 2.2 to 5.5 V

TA = -40 to +85

°C

• 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)

• 44-pin plastic QFP (10

× 10 mm, 0.8 mm pitch)

UPD750004A Scheda tecnica(PDF) 75 Page - NEC

UPD750004A Scheda tecnica(HTML) 75 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Scheda tecnica Scarica

Link URL