UPD78P324LP datasheet(52/80 Pages) NEC

52 / 80 page

µPD78P324, 78P324(A)

(4)

µPD78P324(A2) Electrical Specifications (3/9)

Oscillator Characteristics (TA = 40 to +125

°C, VDD = +5 V ±10 %, VSS = 0 V)

Oscillator

Ceramic oscillator or

crystal oscillator

External clock

Recommended Circuit

Parameter

Oscillation frequency (fXX)

X1 input frequency (fX)

X1 input rise time, fall time

(tXR, tXF)

X1 input high-/low-level

width (tWXH, tWXL)

MIN.

MAX.

Unit

12.5

MHz

12.5

MHz

020

100

Caution

When using the system clock oscillation circuit, wire the part encircled in the dotted line in the

following manner to avoid the influence of the wiring capacity, etc.

• Make the wiring as short as possible.

• Avoid intersecting other signal conductors. Avoid approaching lines in which very high fluctuating

currents run.

• Make sure that the grounding point of the oscillation circuit capacitor always has the same

electrical potential as VSS. Avoid grounding with a grand pattern in which very high currents run.

• Do not fetch signals from the oscillation circuit.

VSS

HCMOS

inverter

HCMOS

inverter

No connection

required

UPD78P324LP Scheda tecnica(PDF) 52 Page - NEC

UPD78P324LP Scheda tecnica(HTML) 52 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Scheda tecnica Scarica

Link URL