LM49352 datasheet(79/106 Pages) TI

79 / 106 page

LM49352

www.ti.com

SNAS467E – MARCH 2009 – REVISED MARCH 2013

DAC Effects Registers

Table 64. DAC_ALC_1 (0xA0h)

Bits

Field

Description

2:0

DAC_SAMPLE

This programs the timers on the ALC with the closest DAC sample rate.

DAC_SAMPLE

Expected DAC fS

000

8kHz

001

12kHz

010

16kHz

011

24kHz

100

32kHz

101

48kHz

110

96kHz

111

192kHz

LIMITER

If set, the circuit will never apply gain to the signal, no matter how small, but it will attenuate

the signal as soon as it reaches target and release it at the decay rate, once signal level

reduces below target. The I2C gain setting (at the time the LIMITER is enabled) is the

maximum gain that the ALC will apply. Care should be taken when choosing the optimum

I2C gain setting whenever enabling the Limiter.

STEREO LINK

If set, the ALC circuit uses the stereo average of the input signals to control the gain of the

stereo output. This maintains stereo imaging. If this bit is cleared, then both channels

operate as dual mono.

Table 65. DAC_ALC_2 (0xA1h)

Bits

Field

Description

3:0

NOISE_FLOOR

This sets the anticipated noise floor. Signals lower than the specified noise floor will be

gated from the ALC to avoid noise pumping.

NOISE_FLOOR

Noise Floor (dB)

0000

-39

0001

-42

0010

-45

0011

-48

0100

-51

0101

-54

0110

-57

0111

-60

1000

-63

1001

-66

1010

-69

1011

-72

1100

-75

1101

-78

1110

-81

1111

-84

NG_ENB

This enables the Noise Gate

Submit Documentation Feedback

Product Folder Links: LM49352

LM49352 Scheda tecnica(PDF) 79 Page - Texas Instruments

LM49352 Scheda tecnica(HTML) 79 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL