XC2230L datasheet(35/112 Pages) INFINEON

35 / 112 page

XC2230L, XC2234L

XC2000 Family / Econo Line

Functional Description

Data Sheet

V1.3, 2015-02

With this hardware most XC223[04]L instructions are executed in a single machine cycle

of 12.5 ns @ 80-MHz CPU clock. For example, shift and rotate instructions are always

processed during one machine cycle, no matter how many bits are shifted. Also,

multiplication and most MAC instructions execute in one cycle. All multiple-cycle

instructions have been optimized so that they can be executed very fast; for example, a

32-/16-bit division is started within 4 cycles while the remaining cycles are executed in

the background. Another pipeline optimization, the branch target prediction, eliminates

the execution time of branch instructions if the prediction was correct.

The CPU has a register context consisting of up to three register banks with 16 word-

wide GPRs each at its disposal. One of these register banks is physically allocated within

the on-chip DPRAM area. A Context Pointer (CP) register determines the base address

of the active register bank accessed by the CPU at any time. The number of these

parameter passing, a register bank may overlap others.

A system stack of up to 32 Kwords is provided for storage of temporary data. The system

stack can be allocated to any location within the address space (preferably in the on-chip

RAM area); it is accessed by the CPU with the stack pointer (SP) register. Two separate

SFRs, STKOV and STKUN, are implicitly compared with the stack pointer value during

each stack access to detect stack overflow or underflow.

The high performance of the CPU hardware implementation can be best utilized by the

programmer with the highly efficient XC223[04]L instruction set. This includes the

following instruction classes:

•

Standard Arithmetic Instructions

•

DSP-Oriented Arithmetic Instructions

•

Logical Instructions

•

Boolean Bit Manipulation Instructions

•

Compare and Loop Control Instructions

•

Shift and Rotate Instructions

•

Prioritize Instruction

•

Data Movement Instructions

•

System Stack Instructions

•

Jump and Call Instructions

•

Return Instructions

•

System Control Instructions

•

Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes

and words. A variety of direct, indirect or immediate addressing modes are provided to

specify the required operands.

XC2230L Scheda tecnica(PDF) 35 Page - Infineon Technologies AG

XC2230L Scheda tecnica(HTML) 35 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL