TMS320C6472ECTZ datasheet(46/269 Pages) TI1

46 / 269 page

TMS320C6472

SPRS612G

– JUNE 2009 – REVISED JULY 2011

www.ti.com

Table 2-5. Terminal Functions (continued)

SIGNAL

TYPE(1)

IPD/IPU(2) (3)

DESCRIPTION

NAME

NO.

1.8-V DDR PLL analog supply voltage

NC or connected to VSS, if DDR is not used

NOTE: If the DDR2 Memory Controller is not used, the DVDD18,

DVDD18MON, VREFSSTL, AVDDA3, AVDDA4, CVDD1, PTV18P, and

AVDDA3

B21

PTV18N pins can be NC or connected directly to VSS (GND) to

save power. However, connecting these pins this way prevents

boundary scan from functioning on the DDR2 Memory Controller

pins. To preserve boundary-scan functionality on the DDR2

Memory Controller pins, see Section 7.3.3.

1.8-V DDR analog supply voltage

NC or connected to VSS, if DDR is not used

NOTE: If the DDR2 Memory Controller is not used, the DVDD18,

DVDD18MON, VREFSSTL, AVDDA3, AVDDA4, CVDD1, PTV18P, and

AVDDA4

PTV18N pins can be NC or connected directly to VSS (GND) to

A21

save power. However, connecting these pins this way prevents

boundary scan from functioning on the DDR2 Memory Controller

pins. To preserve boundary-scan functionality on the DDR2

Memory Controller pins, see Section 7.3.3.

T23

1.2-V RapidIO digital supply voltage

NC or connected to VSS, if RapidIO is not used

Do not connect this SERDES supply to CVDD1

NOTE: If the RapidIO interface is not used, the CVDD2, AVDDA,

DVDDD

DVDDD, DVDDR, and AVDDT pins can be NC or connected directly

V23

to VSS (GND) to reduce power use. However, connecting these

pins in this way prevents boundary scan from functioning on the

RapidIO pins. To preserve boundary-scan functionality on the

RapidIO pins, see Section 7.3.3.

1.5-V/1.8-V RapidIO regulator supply voltage

NC or connected to VSS, if RapidIO is not used

NOTE: If the RapidIO interface is not used, the CVDD2, AVDDA,

DVDDD, DVDDR, and AVDDT pins can be NC or connected directly

DVDDR

R28

to VSS (GND) to reduce power use. However, connecting these

pins in this way prevents boundary scan from functioning on the

RapidIO pins. To preserve boundary-scan functionality on the

RapidIO pins, see Section 7.3.3.

A19

B10

B14

E12

E16

1.8-V I/O supply voltage for DDR2 buffers

NC or connected to VSS, if DDR is not used

NOTE: If the DDR2 Memory Controller is not used, the DVDD18,

F15

DVDD18MON, VREFSSTL, AVDDA3, AVDDA4, CVDD1, PTV18P, and

DVDD18

F17

PTV18N pins can be NC or connected directly to VSS (GND) to

save power. However, connecting these pins this way prevents

F19

boundary scan from functioning on the DDR2 Memory Controller

G10

pins. To preserve boundary-scan functionality on the DDR2

Memory Controller pins, see Section 7.3.3.

G12

G14

G16

G18

Device Overview

Submit Documentation Feedback

Product Folder Link(s) :TMS320C6472

TMS320C6472ECTZ Scheda tecnica(PDF) 46 Page - Texas Instruments

TMS320C6472ECTZ Scheda tecnica(HTML) 46 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL