TC1793 datasheet(17/189 Pages) INFINEON

17 / 189 page

TC1793

System Overview of the TC1793

Data Sheet

V 1.2, 2014-05

System Overview of the TC1793

The TC1793 combines three powerful technologies within one silicon die, achieving new

levels of power, speed, and economy for embedded applications:

•

Reduced Instruction Set Computing (RISC) processor architecture

•

Digital Signal Processing (DSP) operations and addressing modes

•

On-chip memories and peripherals

DSP operations and addressing modes provide the computational power necessary to

efficiently analyze complex real-world signals. The RISC load/store architecture

provides high computational bandwidth with low system cost. On-chip memory and

peripherals are designed to support even the most demanding high-bandwidth real-time

embedded control-systems tasks.

Additional high-level features of the TC1793 include:

•

Efficient memory organization: instruction and data scratch memories, caches

•

Serial communication interfaces – flexible synchronous and asynchronous modes

•

Peripheral Control Processor – standalone data operations and interrupt servicing

•

DMA Controller – DMA operations and interrupt servicing

•

General-purpose timers

•

High-performance on-chip buses

•

On-chip debugging and emulation facilities

•

Flexible interconnections to external components

•

Flexible power-management

The TC1793 is a high-performance microcontroller with TriCore CPU, program and data

memories, buses, bus arbitration, an interrupt controller, a peripheral control processor

and a DMA controller and several on-chip peripherals. The TC1793 is designed to meet

the needs of the most demanding embedded control systems applications where the

competing issues of price/performance, real-time responsiveness, computational power,

data bandwidth, and power consumption are key design elements.

The TC1793 offers several versatile on-chip peripheral units such as serial controllers,

timer units, and Analog-to-Digital converters. Within the TC1793, all these peripheral

units are connected to the TriCore CPU/system via the Flexible Peripheral Interconnect

(FPI) Bus and the Cross Bar Interconnect (SRI). Several I/O lines on the TC1793 ports

are reserved for these peripheral units to communicate with the external world.

TC1793 Scheda tecnica(PDF) 17 Page - Infineon Technologies AG

TC1793 Scheda tecnica(HTML) 17 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL