CS89712 datasheet(34/170 Pages) CIRRUS

34 / 170 page

CS89712

DS502PP2

ceive (SDIN) pins. This is synchronously con-

trolled by either the PLL or the external clock.

These fixed frequencies pass through a program-

mable divider network which will create the appro-

priate values for SCLK, LRCLK, and MCLK for

the desired sample frequency. Examples of sample

frequencies are shown in Table 24. Register

DAI64Fs enables/disables the bit clock frequency

of 64 fs (and the other features as shown in Figure

7), but must be complemented by SYSCON3 bit 9

which will enable/disable 128 fs. To enable one

rate, you must disable the other.

2.17.2.2

DAI Frame Format

Each DAI frame is 128 bits long and comprises one

audio sample. Of this 128-bit frame, only 32 bits

are used for digital audio data. The remaining bits

are output as zeros. The LRCK signal is used as a

Note: To connect the port to any of the 4 features shown above, a minimum software configuration shown in the

table above must be observed. Each register column contains the bit name (bit #) that must be cleared or

set for each feature as shown in the column. This table does not complete the programming for each of the

features, but allows access to the port only. The interrupt masks for these features will have to be

programmed as well.

FEATURE

SYSCON3

DAIR (DAI)

DAI64 fs

SYSCON2

DAI –128 fs

DAISEL[3] (H)

DAIEN[16] (H)

I2SF64[0] (L)

(X)

128Fs[9] (H)

DAI-64 fs

DAISEL[3] (H)

DAIEN[16] (H)

I2SF64[0] (H)

(X)

128Fs[9] (L)

SSI2

DAISEL[3] (L)

DAIEN[16] (L)

(X)

SERSEL[0] (L)

CODEC

DAISEL[3] (L)

DAIEN[16] (L)

(X)

SERSEL[0] (H)

Table 23. Matrix for Programming the MUX

128 fs

Audio Bit

Clock (MHz)

64 fs

Audio Bit

Clock (MHz)

Clock Source

(MHz)

Sample

Frequency (KHz)

128 fs Divisor

(AUDDIV)

64 fs Divisor

(AUDDIV)

1.0240

0.5120

73.728

1.4112

0.7056

11.2896

11.025

1.5360

0.7680

73.728

2.8224

1.4112

11.2896

22.025

3.0720

1.5360

73.728

4.0960

2.0480

73.728

5,6448

2.8224

11.2896

44.1

6.1440

3.0720

73.728

Table 24. Relationship between Audio Clocks / Clock Source / Sample Frequencies

CS89712 Scheda tecnica(PDF) 34 Page - Cirrus Logic

CS89712 Scheda tecnica(HTML) 34 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL