AD9528 datasheet(20/68 Pages) AD

20 / 68 page

Data Sheet

AD9528

Rev. C | Page 19 of 67

TYPICAL PERFORMANCE CHARACTERISTICS

fVCXO = 122.88 MHz, REFA differential at 122.88 MHz, fVCO = 3686.4 MHz, and doubler is off, unless otherwise noted. External PLL1 loop

filter component values are as follows: RZERO = 10 kΩ, CZERO = 1 μF, CPOLE = 200 pF. External PLL2 external capacitor CZERO = 1 nF. PLL1

charge pump = 5 μA and PLL2 charge pump = 805 μA.

Figure 3. VDDx Current (Typical) vs. Output Frequency, HSTL Mode

Figure 4. VDDx Current (Typical) vs. Output Frequency, LVDS Mode and

LVDS Boost Mode

Figure 5. Differential Voltage Swing vs. Output Frequency, HSTL Mode

Figure 6. Differential Voltage Swing vs. Output Frequency, LVDS Mode and

LVDS Boost Mode

Figure 7. Positive Duty Cycle vs. Output Frequency, HSTL, LVDS, and LVDS

Boost Modes

Figure 8. Output Waveform (Differential), HSTL at 122.88 MHz

250

450

650

850

1050

1250

OUTPUT FREQUENCY (MHz)

250

450

650

850

1050

1250

OUTPUT FREQUENCY (MHz)

LVDS

LVDS BOOST

0.5

1.0

1.5

OUTPUT FREQUENCY (MHz)

2.0

2.5

200

400

600

800

1000

1200

1400

0.2

0.4

1.2

1.0

0.8

0.6

OUTPUT FREQUENCY (MHz)

200

400

600

800

1000

1200

1400

LVDS

LVDS BOOST

200

400

600

OUTPUT FREQUENCY (MHz)

800

1000

1200

1400

HSTL

LVDS

LVDS BOOST

CH1 500mV Ω

M1.25ns 20.0GS/s

A CH1

80.0mV

AD9528 Scheda tecnica(PDF) 20 Page - Analog Devices

AD9528 Scheda tecnica(HTML) 20 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Scheda tecnica Scarica

Link URL