| Motore di ricerca datesheet componenti elettronici |
|
UT80C196 Scheda tecnica(PDF) 13 Page - Aeroflex Circuit Technology |
|
|
|||||||||||||||||||||||||||||
UT80C196 Scheda tecnica(HTML) 13 Page - Aeroflex Circuit Technology |
|
13 / 42 page ![]() 13 Legend for I/O fields: TO = TTL compatible output TI = TTL compatible input CI = CMOS only input TUO = TTL compatible output (internally pulled high) TDO = TTL compatible output (internally pulled low) TUI = TTL compatible input (internally pulled high) TDI = TTL compatible input (internally pulled low) TB = TTL compatible bidirectional TUQ = TTL compatible quasi-bidirectional (internally pulled high) TUB = TTL compatible bidirectional (internally pulled high) TUBS = TTL compatible bidirectional Schmitt Trigger (internally pulled high) PWR = +5V (VDD) GND = OV (VSS) Table 10: 68-lead Flat Pack Pin Descriptions QFP Pin# I/O Name Active Description 1 PWR VDD --- Digital supply voltage (+5V). There are 2 VDD pins, both of which must be connected. 2 TB ECB51 --- EDAC Check Bit 5. Asserting the EDACEN pin will cause the error detection and correction engine to pass the EDAC Check Bit 5 through pin 2 of the UT80C196KD. 3 TDI NMI High Non-Maskable Interrupt. A positive transition causes a vector through the NMI interrupt at location 203Eh. Assert NMI for at least 1 state time to guarantee acknowledgment by the interrupt controller. 4 TI P0.3 --- Port 0 Pin 3. An input only port pin that is read at location 0Eh in HWindow 0. TB ECB4 1 --- EDAC Check Bit 4. Asserting the EDACEN pin will cause the error detection and correction engine to pass the EDAC Check Bit 4 through pin 4 of the UT80C196KD. 5 TI P0.1 --- Port 0 Pin 1. An input only port pin that is read at location 0Eh in HWindow 0. TB ECB31 --- EDAC Check Bit 3. Asserting the EDACEN pin will cause the error detection and correction engine to pass the EDAC Check Bit 3 through pin 5 of the UT80C196KD. 6 TI P0.0 --- Port 0 Pin 0. An input only port pin that is read at location 0Eh in HWindow 0. TB ECB2 1 --- EDAC Check Bit 2. Asserting the EDACEN pin will cause the error detection and correction engine to pass the EDAC Check Bit 2 through pin 6 of the UT80C196KD. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |