UT80C196 datasheet(14/42 Pages) AEROFLEX

14 / 42 page

P0.2

---

Port 0 Pin 2. An input only port pin that is read at location 0Eh

in HWindow 0.

ECB1

---

EDAC Check Bit 1. Asserting the EDACEN pin will cause the

error detection and correction engine to pass the EDAC Check

Bit 1 through pin 7 of the UT80C196KD.

P0.6

---

Port 0 Pin 6. An input only port pin that is read at location 0Eh

in HWindow 0.

ECB01

---

EDAC Check Bit 0. Asserting the EDACEN pin will cause the

error detection and correction engine to pass the EDAC Check

Bit 0 through pin 8 of the UT80C196KD.

P0.7

---

Port 0 Pin 7. An input only port pin that is read at location 0Eh

in HWindow 0.

EXTINT

High

External Interrupt. Setting IOC1.1 = 1 enables pin 9 as the

source for the external interrupt EXTINT. A rising edge on this

pin will generate EXTINT (INT07, 200Eh). Assert EXTINT for

at least 2 state times to ensure acknowledgment by the interrupt

controller.

During Power Down mode, asserting EXTINT places the chip

back into normal operation, even if EXTINT is masked.

P0.5

---

Port 0 Pin 5. An input only port pin that is read at location 0Eh

in HWindow 0.

P0.4

---

Port 0 Pin 4. An input only port pin that is read at location 0Eh

in HWindow 0.

GND

---

Digital circuit ground (0V). There are 4 V

SS pins, all of which

must be connected and one additional recommeded VSS connec-

tion.

PWR

VDD

---

Digital supply voltage (+5V). There are 2 VDD pins, both of

which must be connected.

GND

VSS

---

Digital circuit ground (0V). There are 4 VSS pins, all of which

must be connected and one additional recommeded V

SS connec-

tion.

Table 10: 68-lead Flat Pack Pin Descriptions

QFP Pin#

I/O

Name

Active

Description

UT80C196 Scheda tecnica(PDF) 14 Page - Aeroflex Circuit Technology

UT80C196 Scheda tecnica(HTML) 14 Page - Aeroflex Circuit Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Scheda tecnica Scarica

Link URL