WM8955LEFL datasheet(33/43 Pages) WOLFSON

33 / 43 page

Product Preview

WM8955L

Product Preview Rev 0.4 May2003

CONTROL INTERFACE

SELECTION OF CONTROL MODE

The WM8955L is controlled bywriting to registers through a serial control interface. A control word

consists of 16 bits. The first 7 bits (B15 to B9) are address bits that select which control register is

accessed. The remaining 9 bits (B8 to B0) are register bits, corresponding to the 9 bits in each

control register. The control interface can operate as either a 3-wire or 2-wire MPU interface. The

MODE pin selects the interface format.

MODE

INTERFACE FORMAT

Low

2 wire

High

3 wire

Table 24 Control Interface Mode Selection

3-WIRE SERIAL CONTROL MODE

In 3-wire mode, everyrising edge of SCLK clocks in one data bit from the SDIN pin. A rising edge on

CSB latches in a complete control word consisting of the last 16 bits.

B15

B14

B13

B12

B11

B10

SDIN

SCLK

CSB

control register address

control register data bits

latch

Figure 15 3-Wire Serial Control Interface

2-WIRE SERIAL CONTROL MODE

The WM8955L supports software control via a 2-wire serial bus. Manydevices can be controlled by

the same bus, and each device has a unique 7-bit address (this is not the same as the 7-bit address

of each register in the WM8955L).

The WM8955L operates as a slave device only. The controller indicates the start of data transfer with

a high to low transition on SDIN while SCLK remains high. This indicates that a device address and

data will follow. All devices on the 2-wire bus respond to the start condition and shift in the next eight

bits on SDIN (7-bit address + Read/Write bit, MSB first). If the device address received matches the

address of the WM8955L and the R/W bit is ‘0’, indicating a write, then the WM8955L responds by

pulling SDIN low on the next clock pulse (ACK). If the address is not recognised or the R/W bit is ‘1’,

the WM8955L returns to the idle condition and wait for a new start condition and valid address.

Once the WM8955L has acknowledged a correct address, the controller sends the first byte of

control data (B15 to B8, i.e. the WM8955L register address plus the first bit of register data). The

WM8955L then acknowledges the first data byte by pulling SDIN low for one clock pulse. The

controller then sends the second byte of control data (B7 to B0, i.e. the remaining 8 bits of register

data), and the WM8955L acknowledges again bypulling SDIN low.

The transfer of data is complete when there is a low to high transition on SDIN while SCLK is high.

After receiving a complete address and data sequence the WM8955L returns to the idle state and

waits for another start condition. If a start or stop condition is detected out of sequence at anypoint

during data transfer (i.e. SDIN changes while SCLK is high), the device jumps to the idle condition.

WM8955LEFL Scheda tecnica(PDF) 33 Page - Wolfson Microelectronics plc

WM8955LEFL Scheda tecnica(HTML) 33 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Scheda tecnica Scarica

Link URL