MAX96708 datasheet(27/68 Pages) MAXIM

27 / 68 page

Bus Widths

The serial link has multiple bus-width settings that

determine the parallel bus width and the resulting parallel

word rate. The serial link operates to a maximum serial

bit rate of 1.74Gbps. The BWS bit determines if each

serial packet is 30 or 40 bits long, which translates to a

maximum serial packet rate; thus, a maximum parallel

word rate of 58MHz or 43.5MHz when BWS = 0 or 1,

respectively. Decoding translates the 30- or 40-bit serial

packets into 24, or 32 parallel bits. One bit is used for

parity, while a second is reserved for the control channel.

An additional 6 bits is used during optional 6-bit CRC. In

addition, double mode splits the remaining word size in

half if used. The remaining bits can be used for video bits

minus any sync bits if HV encoding is not used.

Note: The following modes list the internal bus widths.

The number of available input and output pins may limit

the actual bus width available.

24-Bit Mode (Figure 14)

When BWS = 0, the 30-bit serial packet corresponds with

three 8b/10b symbols, representing 24 bits (24-bit mode).

After parity and control channel, this leaves 16/22 bits of

video data if CRC is/is not used (single mode), or 8/11 bits

of video data if CRC is/is not used (double mode).

Figure 14. 24-Bit Mode Serial-Data Format

24-BIT

MODE

PACKET PARITY-

CHECK BIT

FCC

PCB

D21

D20

D19

D18

D17

SERIAL

DATA

NO PXL_CRC

RX/

SDA

TX/

SCL

UART/I2C

FORWARD CONTROL-

CHANNEL BIT

D21

D15

D21

D20

D19

D18

D17

2 BITS

16 VIDEO

BITS

D16

D15

22 BITS

22 VIDEO

BITS

D16

PXL_CRC

BITS

PXL_CRC ON

PXL_CRC

DBL = 0

D21

22 VIDEO

BITS*

DBL = 1

D10

D11

D12

D21

11 x 2

VIDEO

BITS*

D15

16 VIDEO

BITS*

D15

8 x 2

VIDEO

BITS*

DBL = 0

DBL = 1

NO PXL_CRC, DBL = 0

58MHz MAX

NO PXL_CRC, DBL = 1

116MHz MAX

PXL_CRC ON, DBL = 0

58MHz MAX

PXL_CRC ON, DBL = 1

116MHz MAX

*INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.

www.maximintegrated.com

Maxim Integrated │ 27

MAX96708

14-Bit GMSL Deserializer

with Coax or STP Cable Input

MAX96708 Scheda tecnica(PDF) 27 Page - Maxim Integrated Products

MAX96708 Scheda tecnica(HTML) 27 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Scheda tecnica Scarica

Link URL