Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

TMS320VC5421 Scheda tecnica(PDF) 73 Page - Texas Instruments

Il numero della parte TMS320VC5421
Spiegazioni elettronici  Fixed-Point Digital Signal Processor
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320VC5421 Scheda tecnica(HTML) 73 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 69Page - Texas Instruments TMS320VC5421 Datasheet HTML 70Page - Texas Instruments TMS320VC5421 Datasheet HTML 71Page - Texas Instruments TMS320VC5421 Datasheet HTML 72Page - Texas Instruments TMS320VC5421 Datasheet HTML 73Page - Texas Instruments TMS320VC5421 Datasheet HTML 74Page - Texas Instruments TMS320VC5421 Datasheet HTML 75Page - Texas Instruments TMS320VC5421 Datasheet HTML 76Page - Texas Instruments TMS320VC5421 Datasheet HTML 77Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 104 page
background image
Electrical Specifications
73
December 1999 − Revised October 2008
SPRS098D
5.9
Externally Generated Wait States
5.9.1 I/O Port Read and Write With Externally Generated Wait States
The following timing requirements table assumes testing over recommended operating conditions and
H = 0.5tc(CO) (see Figure 5−10 and Figure 5−11).
Table 5−14. Externally Generated Wait States Timing Requirements†
MIN
MAX
UNIT
tsu(RDY)
Setup time, READY before CLKOUT low
8
ns
th(RDY)
Hold time, READY after CLKOUT low
0
ns
tv(RDY)IOSTRB
Valid time, READY after IOSTRB low‡
3H−9
ns
th(RDY)IOSTRB
Hold time, READY after IOSTRB low‡
3H
ns
† The hardware wait states can be used only in conjunction with the software wait states to extend the bus cycles. To generate wait states using
READY, at least two software wait states must be programmed.
‡ These timings are included for reference only. The critical timings for READY are those referenced to CLKOUT.
tsu(RDY)
IOSTRB
READY
PPA[18:0]
CLKOUT
th(RDY)
Wait State Generated
by READY
Wait
States
Generated
Internally
tv(RDY)IOSTRB
th(RDY)IOSTRB
Figure 5−10. I/O Port Read With Externally Generated Wait States



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com