| Motore di ricerca datesheet componenti elettronici |
|
SPC56EL54x Scheda tecnica(PDF) 100 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC56EL54x Scheda tecnica(HTML) 100 Page - STMicroelectronics |
|
100 / 165 page ![]() Electrical characteristics SPC56ELx, SPC564Lx 100/165 DocID15457 Rev 12 3.4 Decoupling capacitors The internal voltage regulator requires an external NPN ballast and some additional decoupling capacitors. These capacitors shall be placed on the board as close as possible to the associated pin. VDD_HV_ADV SR 3.3 V ADC supply voltage — 3.0 3.63 V VSS_HV_AD0 VSS_HV_AD1 SR ADC_0 ground and low reference voltage ADC_1 ground and low reference voltage —0 0 V VSS_HV_ADV SR 3.3 V ADC supply ground — 0 0 V VDD_LV_REGCOR (4) SR Internal supply voltage — — — V VSS_LV_REGCOR (5) SR Internal reference voltage — 0 0 V VDD_LV_CORx(2) SR Internal supply voltage — — — V VSS_LV_CORx(3) SR Internal reference voltage — 0 0 V VDD_LV_PLL(2) SR Internal supply voltage — — — V VSS_LV_PLL(3) SR Internal reference voltage — 0 0 V TA SR Ambient temperature under bias fCPU 120 MHz –40 125 °C TJ SR Junction temperature under bias — –40 150 °C 1. Full functionality cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. 2. VDD_HV_ADR0 and VDD_HV_ADR1 cannot be operated at different voltages, and need to be supplied by the same voltage source. 3. VDD_HV_ADRx must always be applied and should be stable before LBIST starts. If this supply is not above its absolute minimum level, LBIST operations can fail. 4. Can be connected to emitter of external NPN. Low voltage supplies are not under user control. They are produced by an on- chip voltage regulator. 5. For the device to function properly, the low voltage grounds (VSS_LV_xxx) must be shorted to high voltage grounds (VSS_HV_xxx) and the low voltage supply pins (VDD_LV_xxx) must be connected to the external ballast emitter, if one is used. Table 10. Recommended operating conditions (3.3 V) (continued) Symbol Parameter Conditions Min(1) Max Unit Table 11. Decoupling capacitors Symbol Parameter Conditions(1) Value Unit Min Typ Max CCOL SR External decoupling / stability capacitor Accuracy -50%/+35%. Max ESR = 100 mΩ. 20 µF CLV1 SR External decoupling / stability capacitor Sum of CLV1 placed close to VDD/VSS_LV_CORy pairs(2). 12µF 40µF µF CLV2 SR External decoupling / stability capacitor Sum of CLV2 placed close to VDD/VSS_LV_CORy pairs shall be between 300 nF and 900 nF. 100(2) nF |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |