Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

R5F564MLGDLC Scheda tecnica(PDF) 186 Page - Renesas Technology Corp

Il numero della parte R5F564MLGDLC
Spiegazioni elettronici  120-MHz 32-bit RX MCU, on-chip FPU, 240 DMIPS, up to 4-MB flash memory
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F564MLGDLC Scheda tecnica(HTML) 186 Page - Renesas Technology Corp

Back Button R5F564MLGDLC Datasheet HTML 182Page - Renesas Technology Corp R5F564MLGDLC Datasheet HTML 183Page - Renesas Technology Corp R5F564MLGDLC Datasheet HTML 184Page - Renesas Technology Corp R5F564MLGDLC Datasheet HTML 185Page - Renesas Technology Corp R5F564MLGDLC Datasheet HTML 186Page - Renesas Technology Corp R5F564MLGDLC Datasheet HTML 187Page - Renesas Technology Corp R5F564MLGDLC Datasheet HTML 188Page - Renesas Technology Corp R5F564MLGDLC Datasheet HTML 189Page - Renesas Technology Corp R5F564MLGDLC Datasheet HTML 190Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 186 / 228 page
background image
R01DS0173EJ0110 Rev.1.10
Page 186 of 228
Oct 24, 2016
RX64M Group
5. Electrical Characteristics
Note 1. tPBcyc: PCLKB cycle
Note 2. We recommend using pins that have a letter (“-A”, “-B”, etc.) to indicate group membership appended to their names as groups.
For the QSPI interface, the AC portion of the electrical characteristics is measured for each group.
Figure 5.53
QSPI Clock Timing
Figure 5.54
Transmit/Receive Timing (CPHA = 0)
Table 5.35
QSPI Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,
VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr
Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 30 pF
High-drive output is selected by the driving ability control register.
Item
Symbol
Min.
Max.
Unit*1
Test
Conditions*2
QSPI
QSPCLK clock cycle
tQScyc
2
4080
tPBcyc
Figure 5.53
Data input setup time
tSu
6.5
—
ns
Figure 5.54,
Figure 5.55
Data input hold time
tIH
5—
ns
SS setup time
tLEAD
1.5
8.5
tQScyc
SS hold time
tLAG
18
tQScyc
Data output delay time
tOD
—
10.0
ns
Data output hold time
tOH
–5
—
ns
Successive transmission delay time
tTD
18
tQScyc
tQScyc
QSPCLK
output
MSB IN
MSB OUT
LSB OUT
IDLE
DATA
LSB IN
DATA
QSSL
output
QSPCLK
CPOL = 0
output
QSPCLK
CPOL = 1
output
QMI,
QIO0 to QIO3
input
QMO,
QIO0 to QIO3
output
tLEAD
tLAG
tSU
tIH
tOH
tOD
tTD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com