Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD9953ASV Scheda tecnica(PDF) 28 Page - Analog Devices

Il numero della parte AD9953ASV
Spiegazioni elettronici  400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9953ASV Scheda tecnica(HTML) 28 Page - Analog Devices

Back Button AD9953ASV Datasheet HTML 24Page - Analog Devices AD9953ASV Datasheet HTML 25Page - Analog Devices AD9953ASV Datasheet HTML 26Page - Analog Devices AD9953ASV Datasheet HTML 27Page - Analog Devices AD9953ASV Datasheet HTML 28Page - Analog Devices AD9953ASV Datasheet HTML 29Page - Analog Devices AD9953ASV Datasheet HTML 30Page - Analog Devices AD9953ASV Datasheet HTML 31Page - Analog Devices AD9953ASV Datasheet HTML 32Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 42 page
background image
PRELIMINARY TECHNICAL DATA
AD9953
beginning address and the ramp rate timer begins to count down to 1. When the ramp rate timer
completes a cycle, the RAM address generator increments to the next address, the timer reloads the
ramp rate bits and continues counting down. This sequence continues until the RAM address
generator has incremented to an address equal to the RAM Segment Final Address bits of the
current RSCW. Upon reaching this terminal address, the RAM address generator reloads the RAM
Segment Beginning Address bits and the sequence repeats.
The sequence of circulating through the specified RAM addresses repeats for as long as the part is
programmed for this mode. The No Dwell bit is a don’t care in this mode.
Notes to the Continuous Re-circulate mode:
1) The user must insure that the beginning address is lower than the final address.
2) Changing profiles or issuing an I/O UPDATE automatically terminates the current sweep
and starts the next sweep.
3) Setting the RAM destination bit true such that the RAM output drives the phase-offset adder
is valid. While the above discussion describes a frequency sweep, a phase sweep operation
is also available.
RAM Controlled Modes of Operation Summary
The AD9953 offers 5 modes of RAM controlled operation, as shown in table 3 below.
RSCW<7:5>
(binary)
Mode
Notes
000
Direct Switch Mode
No sweeping, Profiles valid, No
Dwell invalid
001
Ramp Up
Sweeping, Profiles valid, No Dwell
valid
010
Bi-directional Ramp
Sweeping, Profile<0> is a direction
control bit, No Dwell invalid
011
Continuous Bi-
directional Ramp
Sweeping, Profiles valid, No Dwell
invalid
100
Continuous Re-circulate
Sweeping, Profiles valid, No Dwell
invalid
101,110,111
OPEN
Invalid mode – default to Direct
Switch
Table 3 RAM Modes of Operation
Internal Profile Control
The AD9953 offers a mode in which a composite frequency sweep can be built, for which the
timing control is software programmable. The “internal profile control” capability disengages the
REV. PrB 1/30/03
Page 28
Analog Devices, Inc.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com