AD9684 datasheet(11/65 Pages) AD

Il numero della parte	AD9684

Spiegazioni elettronici	Dual Analog-to-Digital Converter

PDF	65 Pages

Scroll/Zoom	100%

Produttore elettronici	AD [Analog Devices]

Homepage	http://www.analog.com

Logo

11 / 65 page

AD9684

Data Sheet

Rev. 0 | Page 10 of 64

CLK+

DCO± (DATA CLOCK OUTPUT)

0° PHASE ADJUST

DCO± (DATA CLOCK OUTPUT)

180° PHASE ADJUST

SYNC+

APERTURE DELAY

N + x

N + 36

N + 37

N + 38

D13±

D0±

CONVERTER 0

SAMPLE

[N]

VIN±x

STATUS

D13

CLK–

SYNC–

STATUS+

(OVERRANGE/STATUS BIT)

STATUS–

tCLK

tDCO

CONSTANT LATENCY = X CLK CYCLES

tPD

tSKEWF

tSKEWR

CONVERTER 1

SAMPLE

[N]

CONVERTER 0

SAMPLE

[N + 1]

CONVERTER 1

SAMPLE

[N + 1]

CONVERTER 0

SAMPLE

[N + 2]

SYNCHRONOUS LOW TO HIGH TRANSITIONS OF THE SYNC SIGNAL CAPTURED ON THE RISING EDGE OF

THE CLK SIGNAL CAUSES THE DCO INTERNAL DIVIDER TO BE RESET

STATUS BIT SELECTED BY

IN THE REGISTER MAP

D13

Figure 5. Parallel Interleaved Mode—Two Converters, ≤14-Bit Data, Output Sample Rate < 625 MSPS

AD9684 Scheda tecnica(PDF) 11 Page - Analog Devices

AD9684 Scheda tecnica(HTML) 11 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Scheda tecnica Scarica

Link URL