ADAU1761BCPZ-R7 datasheet(77/93 Pages) AD

77 / 93 page

ADAU1761

Rev. C | Page 76 of 92

R36: DAC Control 0, 16,426 (0x402A)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

DACMONO[1:0]

DACPOL

Reserved

DEMPH

DACEN[1:0]

Table 70. DAC Control 0 Register

Bits

Bit Name

Description

[7:6]

DACMONO[1:0]

DAC mono mode. The DAC channels can be set to mono mode within the DAC and output on the left

channel, the right channel, or both channels.

Setting

Mono Mode

Stereo (default)

Left channel in mono mode

Right channel in mono mode

Both channels in mono mode

DACPOL

Invert input polarity of the DACs.

0 = normal (default).

1 = inverted.

DEMPH

DAC de-emphasis filter enable. The de-emphasis filter is designed for use with a sampling rate of 44.1 kHz only.

0 = disabled (default).

1 = enabled.

[1:0]

DACEN[1:0]

DAC enable.

Setting

DACs Enabled

Both off (default)

Left on

Right on

Both on

R37: DAC Control 1, 16,427 (0x402B)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

LDAVOL[7:0]

Table 71. DAC Control 1 Register

Bits

Bit Name

Description

[7:0]

LDAVOL[7:0]

Controls the digital volume attenuation for left channel inputs from the left DAC. Each bit corresponds to a

0.375 dB step with slewing between settings. See Table 94 for a complete list of the volume settings.

Setting

Volume Attenuation

00000000

0 dB (default)

00000001

−0.375 dB

00000010

−0.75 dB

…

11111110

−95.25 dB

11111111

−95.625 dB

ADAU1761BCPZ-R7 Scheda tecnica(PDF) 77 Page - Analog Devices

ADAU1761BCPZ-R7 Scheda tecnica(HTML) 77 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Scheda tecnica Scarica

Link URL