ADAU1761BCPZ-R7 datasheet(9/93 Pages) AD

9 / 93 page

ADAU1761

Rev. C | Page 8 of 92

TYPICAL CURRENT CONSUMPTION

Master clock = 12.288 MHz, input sample rate = 48 kHz, input tone = 1 kHz, normal power management settings, ADC input @ −1 dBFS,

DAC input @ 0 dBFS. For total power consumption, add the IOVDD current listed in Table 2.

Table 3.

Operating Voltage

Audio Path

Clock Generation

Typical AVDD Current

Consumption (mA)

Direct MCLK

5.24

Record stereo differential to ADC

Integer PLL

6.57

Direct MCLK

5.55

AVDD = IOVDD = 3.3 V

DAC stereo playback to line output (10 kΩ)

Integer PLL

6.90

Direct MCLK

55.5

DAC stereo playback to headphone (16 Ω)

Integer PLL

56.8

Direct MCLK

30.9

DAC stereo playback to headphone (32 Ω)

Integer PLL

32.25

Direct MCLK

56.75

DAC stereo playback to capless headphone (32 Ω)

Integer PLL

Direct MCLK

1.9

Record aux stereo bypass to line output (10 kΩ)

Integer PLL

3.3

Direct MCLK

4.25

Record stereo differential to ADC

Integer PLL

5.55

Direct MCLK

4.7

AVDD = IOVDD = 1.8 V

DAC stereo playback to line output (10 kΩ)

Integer PLL

5.7

Direct MCLK

30.81

DAC stereo playback to headphone (16 Ω)

Integer PLL

Direct MCLK

18.3

DAC stereo playback to headphone (32 Ω)

Integer PLL

19.5

Direct MCLK

32.6

DAC stereo playback to capless headphone (32 Ω)

Integer PLL

33.7

Direct MCLK

1.9

Record aux stereo bypass to line output (10 kΩ)

Integer PLL

3.07

ADAU1761BCPZ-R7 Scheda tecnica(PDF) 9 Page - Analog Devices

ADAU1761BCPZ-R7 Scheda tecnica(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Scheda tecnica Scarica

Link URL