Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

IR2114SS Scheda tecnica(PDF) 10 Page - International Rectifier

Il numero della parte IR2114SS
Spiegazioni elettronici  HALF-BRIDGE GATE DRIVER IC
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  IRF [International Rectifier]
Homepage  http://www.irf.com
Logo IRF - International Rectifier

IR2114SS Scheda tecnica(HTML) 10 Page - International Rectifier

Back Button IR2114SS Datasheet HTML 6Page - International Rectifier IR2114SS Datasheet HTML 7Page - International Rectifier IR2114SS Datasheet HTML 8Page - International Rectifier IR2114SS Datasheet HTML 9Page - International Rectifier IR2114SS Datasheet HTML 10Page - International Rectifier IR2114SS Datasheet HTML 11Page - International Rectifier IR2114SS Datasheet HTML 12Page - International Rectifier IR2114SS Datasheet HTML 13Page - International Rectifier IR2114SS Datasheet HTML 14Page - International Rectifier Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 21 page
background image
IR2114/IR21141/IR2214/IR22141
10
Functional Block Diagram
SCHMITT
TRIGGER
INPUT
SHOOT
THROUGH
PREVENTION
(DT) Deadtime
LEVEL
SHIFTERS
LATCH
LOCAL DESAT
PROTECTION
SOFT SHUTDOWN
UV_VBS DETECT
di/dt control
Driver
UV_VCC
DETECT
LOCAL DESAT
PROTECTION
SOFTSHUTDOWN
di/dt control
Driver
on/off
on/off
desat
soft
shutdown
on/off
soft
shutdown
on/off (HS)
DesatHS
DesatLS
on/off (LS)
SD
FAULT LOGIC
managemend
(See figure 14)
UV_VCC
VB
HOP
HON
SSDH
DSH
VS
LOP
LON
SSDL
DSL
COM
VSS
FLT_CLR
FAULT/SD
SY_FLT
LIN
HIN
VCC
FAULT
HOLD
SSD
INPUT
HOLD
LOGIC
OUTPUT
SHUTDOWN
LOGIC
State Diagram
Start-Up
Sequence
FAULT
HO/LO=1
HO=LO=0
UnderVoltage
VCC
HO=LO=0
Freeze
ShutDown
UV_
VCC
UV_VBS
FAUL
T/SD
DS
H/
L
FAULT/SD
FAULT
/SD
FA
UL
T/
SD
UV_VCC
DESAT
EVENT
UnderVoltage
VBS
HO=0, LO=LIN
Soft
ShutDown
Stable State
FAULT
HO=LO=0 (Normal operation)
HO/LO=1 (Normal operation)
UNDERVOLTAGE VCC
SHUTDOWN (SD)
UNDERVOLTAGE VBS
FREEZE
Temporary State
SOFT SHUTDOWN
START UP SEQUENCE
System Variable
FLT_CLR
HIN/LIN
UV_VCC
UV_VBS
DSH/L
SY_FLT
FAULT/SD
NOTE1: a change of logic value of the signal labeled on lines (system variable) generates a state transition.
NOTE2: Exiting from UNDERVOLTAGE VBS state, the HO goes high only if a rising edge event happens in
HIN.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com