Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

MB90335 Scheda tecnica(PDF) 30 Page - Fuji Electric

Il numero della parte MB90335
Spiegazioni elettronici  16-bit Proprietary Microcontroller
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  FUJI [Fuji Electric]
Homepage  http://www.fujielectric.co.jp/eng/fdt/scd
Logo FUJI - Fuji Electric

MB90335 Scheda tecnica(HTML) 30 Page - Fuji Electric

Back Button MB90335 Datasheet HTML 26Page - Fuji Electric MB90335 Datasheet HTML 27Page - Fuji Electric MB90335 Datasheet HTML 28Page - Fuji Electric MB90335 Datasheet HTML 29Page - Fuji Electric MB90335 Datasheet HTML 30Page - Fuji Electric MB90335 Datasheet HTML 31Page - Fuji Electric MB90335 Datasheet HTML 32Page - Fuji Electric MB90335 Datasheet HTML 33Page - Fuji Electric MB90335 Datasheet HTML 34Page - Fuji Electric Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 84 page
background image
MB90335 Series
30
3.
Watchdog timer
• The watchdog timer is a timer counter prepared in case programs run out of control.
• The watchdog timer is a 2-bit counter using the time-base timer as the count clock.
• When started, the watchdog timer resets the CPU if it is not cleared before the two-bit counter overflows.
•••• Interval time of watchdog timer
Notes :
• The maximum and minimum time intervals for the watchdog timer depend on the counter clear timing.
• The watchdog timer contains a 2-bit counter that counts the carry signals of the time-base timer. When
the device is operating with HCLK, therefore, clearing the time-base timer lengthens the watchdog reset
generation time interval.
• Event that stop the watchdog timer
1 : Stop due to a Power-on reset
2 : watchdog reset
• Clear factor of watch dog timer
1 : External reset input by RST pin
2 : Writing “0” to the software reset bit
3 : Writing “0” to the watchdog control bit (second and subsequent times)
4 : Transition to sleep mode (Clearing the watchdog timer, and suspend counting)
5 : Transition to time-base timer mode (Clearing the watchdog timer, and suspend counting)
6 : Transition to stop mode (Clearing the watchdog timer, and suspend counting)
• Register list
HCLK: Oscillation clock (6 MHz)
Min
Max
Clock cycle
Approx. 2.39 ms
Approx. 3.07 ms
214
± 211 / HCLK
Approx. 9.56 ms
Approx. 12.29 ms
216
± 213 / HCLK
Approx. 38.23 ms
Approx. 49.15 ms
218
± 215 / HCLK
Approx. 305.83 ms
Approx. 393.22 ms
221
± 218 / HCLK
Watchdog timer control register (WDTC)
Initial Value
Address : 0000A8H
X-XXX111B
(
 )
( R )
( R )
( R )
( W )
( W )
( W )
76
5
4
3
2
1
0
( R )
PONR
WRST
ERST
SRST
WTE
WT1
WT0
Preliminary
2004.01.09



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com