GD25VQ127CSFS datasheet(12/62 Pages) GIGADEVICE

12 / 62 page

Uniform Sector

Dual and Quad Serial Flash

GD25VQ127C

6. STATUS REGISTER

S23

S22

S21

S20

S19

S18

S17

S16

HOLD/RST

DRV1

DRV0

Reserved

LPE

Reserved

S15

S14

S13

S12

S11

S10

SUS1

CMP

LB3

LB2

LB1

SUS2

SRP1

SRP0

BP4

BP3

BP2

BP1

BP0

WEL

WIP

The status and control bits of the Status Register are as follows:

WIP bit.

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress.

When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0,

means the device is not in program/erase/write status register progress.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal

Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or

Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4, BP3, BP2, BP1 and BP0) bits are non-volatile. They define the size of the area to be software

protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command.

When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in

Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block

Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set.

The Chip Erase (CE) command is executed, only if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the

Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.

SRP1, SRP0 bits.

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP

bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time

programmable protection.

SRP1

SRP0

#WP

Status Register

Description

Software Protected

The Status Register can be written to after a Write Enable

command, WEL=1.(Default)

Hardware Protected

WP#=0, the Status Register locked and cannot be written to.

Hardware Unprotected

WP#=1, the Status Register is unlocked and can be written

to after a Write Enable command, WEL=1.

Power Supply Lock-

Down(1)(2)

Status Register is protected and cannot be written to again

until the next Power-Down, Power-Up cycle.

One Time Program(2)

Status Register is permanently protected and cannot be

written to.

NOTE:

1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.

2. This feature is available on special order. (GD25VQ127CxxSx)Please contact GigaDevice for details.

GD25VQ127CSFS Scheda tecnica(PDF) 12 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25VQ127CSFS Scheda tecnica(HTML) 12 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

Scheda tecnica Scarica

Link URL