 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
CC3235MODASF Scheda tecnica(PDF) 59 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
CC3235MODASF Scheda tecnica(HTML) 59 Page - Texas Instruments |
|
|
59 / 100 page  2 µs 2 µs 2 µs 2 µs 2 µs 2 µs 2 µs 2 µs 2 µs 2 µs Repeats Every 16 µs ADC CLOCK = 10 MHz Sampling 4 cycles SAR Conversion 16 cycles Sampling 4 cycles SAR Conversion 16 cycles Sampling 4 cycles SAR Conversion 16 cycles Sampling 4 cycles SAR Conversion 16 cycles EXT CHANNEL 0 INTERNAL CHANNEL EXT CHANNEL 1 INTERNAL CHANNEL Internal Ch 59 CC3235MODAS, CC3235MODASF www.ti.com SWRS233 – OCTOBER 2019 Submit Documentation Feedback Product Folder Links: CC3235MODAS CC3235MODASF Specifications Copyright © 2019, Texas Instruments Incorporated 5.19.5.6 ADC Table 5-22 lists the ADC electrical specifications. See CC32xx ADC Appnote for further information on using the ADC and for application-specific examples. Figure 5-15. ADC Clock Timing Diagram Figure 5-15 shows the ADC clock timing diagram. Table 5-22. ADC Electrical Specifications PARAMETER DESCRIPTION TEST CONDITIONS / ASSUMPTIONS MIN TYP MAX UNIT Nbits Number of bits 12 Bits INL Integral nonlinearity Worst-case deviation from histogram method over full scale (not including first and last three LSB levels) –2.5 2.5 LSB DNL Differential nonlinearity Worst-case deviation of any step from ideal –1 4 LSB Input range 0 1.4 V Driving source impedance 100 Ω FCLK Clock rate Successive approximation input clock rate 10 MHz Input capacitance 12 pF Input impedance ADC Pin 57 2.15 kΩ ADC Pin 58 0.7 ADC Pin 59 2.12 ADC Pin 60 1.17 Number of channels 4 Fsample Sampling rate of each pin 62.5 KSPS F_input_max Maximum input signal frequency 31 kHz SINAD Signal-to-noise and distortion Input frequency DC to 300 Hz and 1.4 Vpp sine wave input 55 60 dB I_active Active supply current Average for analog-to-digital during conversion without reference current 1.5 mA I_PD Power-down supply current for core supply Total for analog-to-digital when not active (this must be the SoC level test) 1 µA Absolute offset error FCLK = 10 MHz ±2 mV Gain error ±2% Vref ADC reference voltage 1.467 V |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
