| Motore di ricerca datesheet componenti elettronici |
|
EP9315 Scheda tecnica(PDF) 5 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
EP9315 Scheda tecnica(HTML) 5 Page - Cirrus Logic |
|
5 / 64 page ![]() DS638PP4 ©Copyright 2005 Cirrus Logic (All Rights Reserved) 5 EP9315 Enhanced Universal Platform SOC Processor List of Tables Table A. Change History .......................................................................................................... 2 Table B. General Purpose Memory Interface Pin Assignments .............................................. 6 Table C. IDE Interface Pin Assignments .................................................................................. 7 Table D. Ethernet Media Access Controller Pin Assignments ................................................. 7 Table E. Audio Interfaces Pin Assignment .............................................................................. 7 Table F. LCD Interface Pin Assignments ................................................................................ 8 Table G. Touch Screen Interface with 12-bit Analog-to-Digital Converter Pin Assignments ... 8 Table H. 64-Key Keypad Interface Pin Assignments ............................................................... 8 Table I. Universal Asynchronous Receiver/Transmitters Pin Assignments ............................ 9 Table J. Triple Port USB Host Pin Assignments ..................................................................... 9 Table K. Two-Wire Port with EEPROM Support Pin Assignments .......................................... 9 Table L. Real-Time Clock with Pin Assignments ................................................................... 10 Table M.PLL and Clocking Pin Assignments ........................................................................ 10 Table N. External Interrupt Pin Assignment ........................................................................... 10 Table O. Dual LED Pin Assignments ..................................................................................... 10 Table P. General Purpose Input/Output Pin Assignment ...................................................... 11 Table Q. Reset and Power Management Pin Assignments ................................................... 11 Table R. Hardware Debug Interface ...................................................................................... 11 Table S. PCMCIA Interface ................................................................................................... 11 Table R. 352 Pin Diagram Dimensions .................................................................................. 56 Table S. Pin Descriptions ..................................................................................................... 60 Table T. Pin Multiplex Usage Information ............................................................................. 62 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |