ISO6721 datasheet(13/38 Pages) TI1

13 / 38 page

6.17 Switching Characteristics—5-V Supply

VCC1, VCC2 = 1.71 V to 1.89 V or 2.25 V to 5.5 V (over recommended operating conditions unless otherwise

noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tPLH, tPHL

Propagation delay time

See Figure 7-1

tP(dft)

Propagation delay drift

ps/

℃

tUI

Minimum pulse width

See Figure 7-1

PWD

Pulse width distortion

See Figure 7-1

tsk(o)

Channel to channel output skew time

Same direction channels

tsk(p-p)

Part to part skew time

Output signal rise time

See Figure 7-1

4.5

Output signal fall time

4.5

tDO

Default output delay time from input

power loss

See Figure 7-2

0.1

0.3

tPU

Time from UVLO to valid output data

300

tie

Time interval error

6.18 Switching Characteristics—3.3-V Supply

VCC1, VCC2 = 1.71 V to 1.89 V or 2.25 V to 5.5 V (over recommended operating conditions unless otherwise

noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tPLH, tPHL

Propagation delay time

See Figure 7-1

tP(dft)

Propagation delay drift

9.2

ps/

℃

tUI

Minimum pulse width

See Figure 7-1

PWD

Pulse width distortion

See Figure 7-1

tsk(o)

Channel to channel output skew time

Same direction channels

tsk(p-p)

Part to part skew time

Output signal rise time

See Figure 7-1

3.2

Output signal fall time

3.2

tDO

Default output delay time from input

power loss

See Figure 7-2

0.1

0.3

tPU

Time from UVLO to valid output data

300

tie

Time interval error

6.19 Switching Characteristics—2.5-V Supply

VCC1, VCC2 = 1.71 V to 1.89 V or 2.25 V to 5.5 V (over recommended operating conditions unless otherwise

noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tPLH, tPHL

Propagation delay time

See Figure 7-1

20.5

tP(dft)

Propagation delay drift

14.3

ps/

℃

tUI

Minimum pulse width

See Figure 7-1

PWD

Pulse width distortion

See Figure 7-1

7.1

tsk(o)

Channel to channel output skew time

Same direction channels

tsk(p-p)

Part to part skew time

6.1

Output signal rise time

See Figure 7-1

Output signal fall time

tDO

Default output delay time from input

power loss

See Figure 7-2

0.1

0.3

www.ti.com

ISO6721

SLLSFJ0 – JULY 2020

Submit Document Feedback

Product Folder Links: ISO6721

ISO6721 Scheda tecnica(PDF) 13 Page - Texas Instruments

ISO6721 Scheda tecnica(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Scheda tecnica Scarica

Link URL