VR4102 datasheet(88/701 Pages) NEC

88 / 701 page

CHAPTER 3 CPU INSTRUCTION SET SUMMARY

Table 3-7. Three Operand Type Instruction (Extended ISA)

Instruction

Format and Description

Doubleword Add

DADD rd, rt, rs

The contents of register rs are added to that of register rt. The 64-bit result is stored into register rd.

An exception occurs on the generation of integer overflow.

Doubleword Add

Unsigned

DADDU rd, rt, rs

The contents of register rs are added to that of register rt. The 64-bit result is stored into register rd. No

exception occurs on the generation of integer overflow.

Doubleword Subtract

DSUB rd, rt, rs

The contents of register rt are subtracted from that of register rs. The 64-bit result is stored into register

rd. An exception occurs on the generation of integer overflow.

Doubleword Subtract

Unsigned

DSUBU rd, rt, rs

The contents of register rt are subtracted from that of register rs. The 64-bit result is stored into register

rd. No exception occurs on the generation of integer overflow.

Table 3-8. Shift Instruction

Instruction

Format and Description

Shift Left Logical

SLL rd, rs, sa

The contents of register rt are shifted left by sa bits and zeros are inserted into the emptied lower bits.

The 32-bit result is stored into register rd. In the 64-bit mode, the operand must be sign extended.

Shift Right Logical

SRL rd, rs, sa

The contents of register rt are shifted right by sa bits and zeros are inserted into the emptied higher

bits. The 32-bit result is stored into register rd. In the 64-bit mode, the operand must be sign extended.

Shift Right Arithmetic

SRA rd, rt, sa

The contents of register rt are shifted right by sa bits and the emptied higher bits are sign extended.

The 32-bit result is stored into register rd. In the 64-bit mode, the operand must be sign extended.

Shift Left Logical

Variable

SLLV rd, rt, rs

The contents of register rt are shifted left and zeros are inserted into the emptied lower bits. The lower

five bits of register rs specify the shift count. The 32-bit result is stored into register rd. In the 64-bit

mode, the operand must be sign extended.

Shift Right Logical

Variable

SRLV rd, rt, rs

The contents of register rt are shifted right and zeros are inserted into the emptied higher bits. The

lower five bits of register rs specify the shift count. The 32-bit result is stored into register rd. In the 64-

bit mode, the operand must be sign extended.

Shift Right Arithmetic

Variable

SRAV rd, rt, rs

The contents of register rt are shifted right and the emptied higher bits are sign extended. The lower

five bits of register rs specify the shift count. The 32-bit result is stored into register rd. In the 64-bit

mode, the operand must be sign extended.

funct

VR4102 Scheda tecnica(PDF) 88 Page - NEC

VR4102 Scheda tecnica(HTML) 88 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL